WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2015040304) MEMORY CIRCUIT COMPRISING MEANS FOR DETECTING AN ERROR INJECTION
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2015/040304    International Application No.:    PCT/FR2014/052217
Publication Date: 26.03.2015 International Filing Date: 08.09.2014
Chapter 2 Demand Filed:    15.07.2015    
IPC:
G11C 8/12 (2006.01), G11C 7/24 (2006.01), G11C 8/20 (2006.01), G11C 16/22 (2006.01)
Applicants: INSIDE SECURE [FR/FR]; Rue de la Carrière de Bachasson CS 70025 Arteparc Bachasson, Bât. A F-13590 Meyreuil (FR)
Inventors: FAIVRE, Sébastien; (FR).
BOUZEKRI ALAMI, Salwa; (FR)
Agent: MARCHAND, André; (FR)
Priority Data:
1358926 17.09.2013 FR
Title (EN) MEMORY CIRCUIT COMPRISING MEANS FOR DETECTING AN ERROR INJECTION
(FR) CIRCUIT A MÉMOIRE COMPRENANT DES MOYENS DE DÉTECTION D'UNE INJECTION D'ERREUR
Abstract: front page image
(EN)The invention relates to a memory circuit (MEM1) comprising a memory plane (MA) comprising memory cells (MC), and an address decoder (RDEC) configured to apply to the memory plane signals (V0-VI-1, Vsel) for selecting a group of memory cells as a function of an address (AD1). According to the invention, the memory circuit comprises means (LCT) for capturing signals (Vsel) for selecting memory cells appearing in the memory plane, and means (RCOD), for reconstructing, on the basis of the selection signals captured, an address (AD2) of a selected group of memory cells.
(FR)L'invention concerne un circuit à mémoire (MEM1) comprenant un plan mémoire (MA) comportant des cellules mémoire (MC), et un décodeur d'adresse (RDEC) configuré pour appliquer au plan mémoire des signaux (V0-VI-1, Vsel) de sélection d'un groupe de cellules mémoire en fonction d'une adresse (AD1). Selon l'invention, le circuit à mémoirecomprenddes moyens (LCT) pour capturerdes signaux (Vsel) de sélection de cellules mémoire apparaissant dans le plan mémoire,et des moyens (RCOD), pour reconstituer, à partir des signaux de sélection capturés, une adresse (AD2) d'un groupe de cellules mémoire sélectionné.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).
Publication Language: French (FR)
Filing Language: French (FR)