WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2013051299) VARIABLE DELAY CIRCUIT
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2013/051299    International Application No.:    PCT/JP2012/055493
Publication Date: 11.04.2013 International Filing Date: 28.02.2012
IPC:
H03K 5/14 (2006.01)
Applicants: NEC CORPORATION [JP/JP]; 7-1,Shiba 5-chome, Minato-ku, Tokyo 1088001 (JP) (For All Designated States Except US).
HOSOYA, Kenichi [JP/JP]; (JP) (For US Only)
Inventors: HOSOYA, Kenichi; (JP)
Agent: SHIMOSAKA, Naoki; c/o NEC CORPORATION, 7-1,Shiba 5-chome, Minato-ku, Tokyo 1088001 (JP)
Priority Data:
2011-219112 03.10.2011 JP
Title (EN) VARIABLE DELAY CIRCUIT
(FR) CIRCUIT À RETARD VARIABLE
(JA) 可変遅延回路
Abstract: front page image
(EN)This variable delay circuit is loaded with a plurality of variable capacitance elements at a transmission line, and controls the amount of delay by changing the capacitance values thereof. An input/output terminal is equipped with a frequency characteristic control circuit configured by connecting a resistive element and a capacitance element in parallel.
(FR)L'invention concerne un circuit à retard variable qui comprend une pluralité d'éléments à capacité variable sur une ligne de transmission et qui commande la valeur du retard en modifiant les valeurs des capacités. Une borne d'entrée/sortie est dotée d'un circuit de commande de caractéristique de fréquence configuré pour connecter en parallèle un élément résistif et un élément capacitif.
(JA)本発明の可変遅延回路は、伝送線路に複数の可変容量素子を装荷し、それらの容量値を変化させることにより遅延量の制御を行う可変遅延回路において、抵抗素子と容量素子の並列接続で構成された周波数特性制御回路を、入出力端子に具備している。
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)