Processing

Please wait...

Settings

Settings

Goto Application

1. WO2012144103 - LAMINATED INDUCTOR ELEMENT AND METHOD FOR MANUFACTURING SAME

Publication Number WO/2012/144103
Publication Date 26.10.2012
International Application No. PCT/JP2011/076987
International Filing Date 24.11.2011
IPC
H01F 17/00 2006.01
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
17Fixed inductances of the signal type
H01F 41/04 2006.01
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
41Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
02for manufacturing cores, coils or magnets
04for manufacturing coils
CPC
H01F 17/0013
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
17Fixed inductances of the signal type
0006Printed inductances
0013with stacked layers
H01F 2017/0066
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
17Fixed inductances of the signal type
0006Printed inductances
0066with a magnetic layer
H01F 41/046
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
41Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
02for manufacturing cores, coils, or magnets
04for manufacturing coils
041Printed circuit coils
046structurally combined with ferromagnetic material
Applicants
  • 株式会社村田製作所 Murata Manufacturing Co., Ltd. [JP]/[JP] (AllExceptUS)
  • 家田章弘 IEDA Akihiro [JP]/[JP] (UsOnly)
  • 大坪喜人 OTSUBO Yoshihito [JP]/[JP] (UsOnly)
Inventors
  • 家田章弘 IEDA Akihiro
  • 大坪喜人 OTSUBO Yoshihito
Agents
  • 特許業務法人 楓国際特許事務所 Kaede Patent Attorneys' Office
Priority Data
2011-09292219.04.2011JP
Publication Language Japanese (JA)
Filing Language Japanese (JA)
Designated States
Title
(EN) LAMINATED INDUCTOR ELEMENT AND METHOD FOR MANUFACTURING SAME
(FR) ÉLÉMENT INDUCTEUR FEUILLETÉ ET PROCÉDÉ DE FABRICATION DE CELUI-CI
(JA) 積層型インダクタ素子及び製造方法
Abstract
(EN)
Provided are a laminated inductor element wherein an inductance value is increased without increasing manufacturing steps, and a method for manufacturing the laminated inductor element. A laminated inductor element (1) is provided with a laminated body (2) having magnetic material layers (4) and non-magnetic material layers (5) laminated therein; and open loop-shaped conductive patterns (30), which are provided between the layers of the laminated body (2), and form inductors (3). Each of the conductive patterns (30) is provided with conductive patterns (31, 32) in the magnetic material layer (4) or the non-magnetic material layer (5), said conductive patterns (31, 32) being formed at an interval such that a void (33) is formed.
(FR)
L'invention concerne un élément inducteur feuilleté permettant d'augmenter la valeur de l'inductance sans augmenter le nombre des étapes de fabrication, ainsi qu'un procédé de fabrication de l'élément inducteur feuilleté. Un élément inducteur feuilleté (1) comprend un corps feuilleté (2) possédant des couches de matériau magnétique (4) et des couches de matériau non magnétique (5) feuilletés; et des motifs conducteurs en forme de boucle ouverte (30) qui sont placés entre les couches du corps feuilleté (2) et qui forment des inducteurs (3). Chacun des motifs conducteurs (30) possède des motifs conducteurs (31, 32) dans la couche de matériau magnétique (4) ou la couche de matériau non magnétique (5), lesdits motifs conducteurs (31, 32) étant formés en respectant un intervalle tel qu'un vide (33) est formé.
(JA)
 製造工程を増やすことなくインダクタンス値を高くことができる積層型インダクタ素子及び製造方法を提供する。 積層型インダクタ素子(1)は、磁性体層(4)及び非磁性体層(5)が積層された積層体(2)と、積層体(2)の層間に設けられ、インダクタ(3)を形成する開ループ状の導電パターン(30)を備える。導電パターン(30)は、磁性体層(4)又は非磁性体層(5)において、空隙(33)が形成されるように、間隔をおいて形成された導電パターン(31,32)を備えている。
Latest bibliographic data on file with the International Bureau