WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2012116009) METHODS AND APPARATUSES FOR ADDRESSING MEMORY CACHES
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2012/116009    International Application No.:    PCT/US2012/026027
Publication Date: 30.08.2012 International Filing Date: 22.02.2012
IPC:
G06F 12/08 (2006.01)
Applicants: RAMBUS INC. [US/US]; 1050 Enterprise Way, Suite 700 Sunnyvale, CA 94089 (US) (For All Designated States Except US).
DIEP, Trung [US/US]; (US) (For US Only).
ZHENG, Hongzhong [CN/US]; (US) (For US Only)
Inventors: DIEP, Trung; (US).
ZHENG, Hongzhong; (US)
Agent: WILLIAMS, Gary, S.; Morgan Lewis & Bockius LLP 2 Palo Alto Square 3000 El Camino Real, Suite 700 Palo Alto, CA 94306 (US)
Priority Data:
61/446,451 24.02.2011 US
Title (EN) METHODS AND APPARATUSES FOR ADDRESSING MEMORY CACHES
(FR) PROCÉDÉS ET APPAREILS POUR ADRESSER DES MÉMOIRES CACHES
Abstract: front page image
(EN)A cache memory includes cache lines to store information. The stored information is associated with physical addresses that include first, second, and third distinct portions. The cache lines are indexed by the second portions of respective physical addresses associated with the stored information. The cache memory also includes one or more tables, each of which includes respective table entries that are indexed by the first portions of the respective physical addresses. The respective table entries in each of the one or more tables are to store indications of the second portions of respective physical addresses associated with the stored information.
(FR)L'invention concerne une mémoire cache qui comprend des lignes de cache afin de stocker des informations. Les informations stockées sont associées à des adresses physiques qui comprennent des premières, deuxièmes et troisièmes parties distinctes. Les lignes de cache sont indexées par les deuxièmes parties des adresses physiques respectives associées aux informations stockées. La mémoire cache comprend également une ou plusieurs tables, dont chacune comprend des entrées de table respectives qui sont indexées par les premières parties des adresses physiques respectives. Les entrées de table respectives dans chacune de la ou des tables sont destinées à stocker des indications des deuxièmes parties des adresses physiques respectives associées aux informations stockées.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)