WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Options
Query Language
Stem
Sort by:
List Length
Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2011022110) ALLOCATING PROCESSOR CORES WITH CACHE MEMORY ASSOCIATIVITY
Latest bibliographic data on file with the International Bureau   

Pub. No.: WO/2011/022110 International Application No.: PCT/US2010/038403
Publication Date: 24.02.2011 International Filing Date: 11.06.2010
IPC:
G06T 1/00 (2006.01) ,G06F 15/00 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
T
IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
1
General purpose image data processing
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
15
Digital computers in general; Data processing equipment in general
Applicants: WOLFE, Andrew[US/US]; US (UsOnly)
CONTE, Thomas, Martin[US/US]; US (UsOnly)
EMPIRE TECHNOLOGY DEVELOPMENT LLC.[US/US]; 2711 Centerville Road, Suite 400 Wilmington, DE 19808, US (AllExceptUS)
Inventors: WOLFE, Andrew; US
CONTE, Thomas, Martin; US
Agent: MILLS, Alicia, G.; Dorsey & Whitney LLP Suite 1500 50 South Sixth Street Minneapolis, MN 55402-1498, US
Priority Data:
12/545,62521.08.2009US
Title (EN) ALLOCATING PROCESSOR CORES WITH CACHE MEMORY ASSOCIATIVITY
(FR) ALLOCATION DE CœURS DE PROCESSEUR AVEC ASSOCIATIVITÉ DE MÉMOIRE CACHE
Abstract:
(EN) Techniques are generally described related to a multi-core processor with a plurality of processor cores and a cache memory shared by at least some of the processor cores. The multi-core processor can be configured for separately allocating a respective level of cache memory associativity to each of the processing cores.
(FR) L'invention porte sur des techniques apparentées sur un processeur multi-cœur avec une pluralité de cœurs de processeur et une mémoire cache partagée par au moins certains des cœurs de processeur. Le processeur multi-cœur peut être configuré pour allouer séparément un niveau respectif d'associativité de mémoire cache à chacun des cœurs de processeur.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)