WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Options
Query Language
Stem
Sort by:
List Length
Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2011020112) AMPLIFIER WITH VARIABLE MATCHING CIRCUIT TO IMPROVE LINEARITY
Latest bibliographic data on file with the International Bureau   

Pub. No.: WO/2011/020112 International Application No.: PCT/US2010/045652
Publication Date: 17.02.2011 International Filing Date: 16.08.2010
IPC:
H03F 1/56 (2006.01) ,H03F 1/08 (2006.01) ,H03F 3/193 (2006.01)
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
F
AMPLIFIERS
1
Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
56
Modifications of input or output impedances, not otherwise provided for
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
F
AMPLIFIERS
1
Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
08
Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
H ELECTRICITY
03
BASIC ELECTRONIC CIRCUITRY
F
AMPLIFIERS
3
Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
189
High-frequency amplifiers, e.g. radio frequency amplifiers
19
with semiconductor devices only
193
with field-effect devices
Applicants: PLETCHER, Nathan M.[US/US]; US (UsOnly)
ZHAO, Yu[CN/US]; US (UsOnly)
QUALCOMM Incorporated[US/US]; Attn: International IP Administration 5775 Morehouse Drive San Diego, California 92121, US (AllExceptUS)
Inventors: PLETCHER, Nathan M.; US
ZHAO, Yu; US
Agent: MOBARHAN, Ramin; Attn: International IP Administration 5775 Morehouse Drive San Diego, Califonia 92121, US
Priority Data:
12/699,65903.02.2010US
61/234,22314.08.2009US
Title (EN) AMPLIFIER WITH VARIABLE MATCHING CIRCUIT TO IMPROVE LINEARITY
(FR) AMPLIFICATEUR AVEC CIRCUIT D'ADAPTATION VARIABLE POUR AMÉLIORER LA LINÉARITÉ
Abstract:
(EN) Techniques for reducing distortion and improving linearity of amplifiers are described. In an exemplary design, an apparatus includes a driver amplifier, a variable matching circuit, and a power amplifier. The driver amplifier amplifies a first RF signal and provides a second RF signal. The variable matching circuit receives the second RF signal and provides a third RF signal. The power amplifier amplifies the third RF signal and provides a fourth RF signal. The variable matching circuit matches a fixed impedance at the output of the driver amplifier to a variable impedance at the input of the power amplifier in order to improve the linearity of the amplifiers. In an exemplary design, the power amplifier includes a first transistor (e.g., an NMOS transistor) of a first type, and the variable matching circuit includes a second transistor (e.g., a PMOS transistor) of a second type that is different from the first type.
(FR) L'invention porte sur des techniques pour réduire une distorsion et améliorer la linéarité d'amplificateurs. Dans une conception donnée à titre d'exemple, un appareil comprend un amplificateur de commande, un circuit d'adaptation variable et un amplificateur de puissance. L'amplificateur de commande amplifie un premier signal RF et génère un deuxième signal RF. Le circuit d'adaptation variable reçoit le deuxième signal RF et génère un troisième signal RF. L'amplificateur de puissance amplifie le troisième signal RF et génère un quatrième signal RF. Le circuit d'adaptation variable adapte une impédance fixe à la sortie de l'amplificateur de commande sur une impédance variable à l'entrée de l'amplificateur de puissance afin d'améliorer la linéarité des amplificateurs. Dans une conception donnée à titre d'exemple, l'amplificateur de puissance comprend un premier transistor (par exemple, un transistor NMOS) d'un premier type, et le circuit d'adaptation variable comprend un second transistor (par exemple, un transistor PMOS) d'un second type différent du premier type.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (EPO) (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)