WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2010138230) METHOD AND APPARATUS FOR ENABLING ID BASED STREAMS OVER PCI EXPRESS
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2010/138230    International Application No.:    PCT/US2010/026777
Publication Date: 02.12.2010 International Filing Date: 10.03.2010
IPC:
G06F 13/14 (2006.01), H04L 9/32 (2006.01), G06F 9/06 (2006.01)
Applicants: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, California 95052 (US) (For All Designated States Except US).
SIGNHAL, Abhishek [US/US]; (US) (For US Only).
HARRIMAN, David [US/US]; (US) (For US Only)
Inventors: SIGNHAL, Abhishek; (US).
HARRIMAN, David; (US)
Agent: VINCENT, Lester J.; Blakely Sokoloff Taylor & Zafman 1279 Oakmead Parkway Sunnyvale, California 94085 (US)
Priority Data:
12/474,480 29.05.2009 US
Title (EN) METHOD AND APPARATUS FOR ENABLING ID BASED STREAMS OVER PCI EXPRESS
(FR) PROCÉDÉ ET APPAREIL D'ACTIVATION DE FLUX SELON L'IDENTIFIANT SUR PCI EXPRESS
Abstract: front page image
(EN)A method and apparatus for enabling ID based streams over Peripheral Component Interconnect Express (PCIe) is herein described. In this regard an apparatus is introduced including a memory ordering logic to order packets to be transmitted over a serial point-to-point interconnect, the memory ordering logic to bypass a stalled first packet with a second packet that arrived after the first packet if the second packet includes an attribute flag set to indicate that the second packet is order independent and if the second packet includes an ID that is different from an ID associated with the first packet. Other embodiments are also described and claimed.
(FR)L'invention porte sur un procédé et un appareil d'activation de flux selon l'identifiant sur l'architecture d'interconnexion de composants périphériques express (PCIe). A cet égard, un appareil est introduit comprenant une logique de mise en ordre de mémoire pour ordonner des paquets devant être transmis sur une interconnexion point à point série, la logique de mise en ordre de mémoire pouvant court-circuiter un premier paquet bloqué par un second paquet étant arrivé après le premier paquet si le second paquet comprend un drapeau d'attribut réglé pour indiquer que le second paquet est indépendant de l'ordre et si le second paquet comprend un identifiant qui est différent d'un identifiant associé au premier paquet. D'autres modes de réalisation sont également décrits et revendiqués.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)