Search International and National Patent Collections

1. (WO2010113713) SEMICONDUCTOR DEVICE

Pub. No.:    WO/2010/113713    International Application No.:    PCT/JP2010/055029
Publication Date: Fri Oct 08 01:59:59 CEST 2010 International Filing Date: Thu Mar 25 00:59:59 CET 2010
IPC: H03K 19/177
H01L 21/82
H03K 19/00
Applicants: HIROSHIMA CITY
広島市
TAIYO YUDEN CO.,LTD.
太陽誘電株式会社
HIRONAKA Tetsuo
弘中 哲夫
TANIGAWA Kazuya
谷川 一哉
TOGUCHI Hiroaki
戸口 博昭
HIRAKAWA Naoki
平川 直樹
ISHIGURO Takashi
石黒 隆
SATO Masayuki
佐藤 正幸
Inventors: HIRONAKA Tetsuo
弘中 哲夫
TANIGAWA Kazuya
谷川 一哉
TOGUCHI Hiroaki
戸口 博昭
HIRAKAWA Naoki
平川 直樹
ISHIGURO Takashi
石黒 隆
SATO Masayuki
佐藤 正幸
Title: SEMICONDUCTOR DEVICE
Abstract:
FPGAs and MPLDs, which are conventional programmable semiconductor devices, have had poor cost performance and did not suitably take long signal lines into account. To solve this, a flip-flop is built in each MLUT block comprised of a plurality of MLUTs, each MLUT comprising a memory and an address-data pair. With respect to the close-distance interconnects between adjacent MLUTs, interleaved interconnects are introduced, while in the case of interconnects between non-adjacent MLUTs, dedicated distant interconnects and, furthermore, a torus interconnect network are provided.