Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2010078187) STATE HISTORY STORAGE FOR SYNCHRONIZING REDUNDANT PROCESSORS
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2010/078187 International Application No.: PCT/US2009/069384
Publication Date: 08.07.2010 International Filing Date: 23.12.2009
IPC:
G06F 15/163 (2006.01) ,G06F 9/06 (2006.01) ,G06F 9/46 (2006.01) ,G06F 3/06 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
15
Digital computers in general; Data processing equipment in general
16
Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
163
Interprocessor communication
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
46
Multiprogramming arrangements
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
3
Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
06
Digital input from, or digital output to, record carriers
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, California 95052, US (AllExceptUS)
MUKHERJEE, Shubhendu S. [US/US]; US (UsOnly)
BISWAS, Arijit [US/US]; US (UsOnly)
RAASSCH, Steven [US/US]; US (UsOnly)
RACUNAS, Paul [US/US]; US (UsOnly)
Inventors:
MUKHERJEE, Shubhendu S.; US
BISWAS, Arijit; US
RAASSCH, Steven; US
RACUNAS, Paul; US
Agent:
VINCENT, Lester, J.; Blakely Sokoloff Taylor & Zafman 1279 Oakmead Parkway Sunnyvale, California 94085, US
Priority Data:
12/347,96131.12.2008US
Title (EN) STATE HISTORY STORAGE FOR SYNCHRONIZING REDUNDANT PROCESSORS
(FR) STOCKAGE D'HISTORIQUE D'ÉTAT POUR SYNCHRONISER DES PROCESSEURS REDONDANTS
Abstract:
(EN) Embodiments of an invention for synchronizing redundant processors using state history are disclosed. In one embodiment, an apparatus includes two processors, state storage for each processor, and control logic. Each processor is to execute the same instructions. The state storage is to store compressed processor state information for each instruction executed by the processors. The control logic is to synchronize the two processors based on entries from the state storage.
(FR) L'invention concerne des modes de réalisation pour synchroniser des processeurs redondants à l'aide d'un historique d'état. Dans un mode de réalisation, un appareil comprend deux processeurs, un stockage d'état pour chaque processeur et une logique de commande. Chaque processeur doit exécuter les mêmes instructions. Le stockage d'état est destiné à stocker des informations d'état de processeur compressées pour chaque instruction exécutée par les processeurs. La logique de commande est destinée à synchroniser les deux processeurs sur la base des entrées provenant du stockage d'état.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
JP2012514257CN101876929JP2014160483KR1020110050717KR1020120123613KR1020130012591
IN2381/DELNP/2011