Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2010076482) CIRCUIT TESTING DEVICE AND METHOD FOR IMPLEMENTING SAME
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2010/076482 International Application No.: PCT/FR2009/052538
Publication Date: 08.07.2010 International Filing Date: 15.12.2009
IPC:
G01R 31/04 (2006.01) ,G01R 31/28 (2006.01)
G PHYSICS
01
MEASURING; TESTING
R
MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
31
Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
02
Testing of electric apparatus, lines, or components for short-circuits, discontinuities, leakage, or incorrect line connection
04
Testing connections, e.g. of plugs, of non-disconnectable joints
G PHYSICS
01
MEASURING; TESTING
R
MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
31
Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
28
Testing of electronic circuits, e.g. by signal tracer
Applicants:
EUROPEAN AERONAUTIC DEFENCE AND SPACE COMPANY EADS FRANCE [FR/FR]; 37, boulevard de Montmorency F-75016 Paris, FR (AllExceptUS)
MOREAU, Katell [FR/FR]; FR (UsOnly)
GRIEU, Marc [FR/FR]; FR (UsOnly)
Inventors:
MOREAU, Katell; FR
GRIEU, Marc; FR
Agent:
LOTAUT, Yacine; Schmit-Chrétien 8, place du Ponceau F-95000 Cergy, FR
Priority Data:
085873517.12.2008FR
Title (EN) CIRCUIT TESTING DEVICE AND METHOD FOR IMPLEMENTING SAME
(FR) DISPOSITIF DE TEST D'UN CIRCUIT ET PROCEDE DE MISE EN OEUVRE
Abstract:
(EN) The invention relates to a device 1 for testing a circuit 2 made up of a printed circuit board 3 on which components 5, preferably dummy components, are assembled by means of solder connections 7, comprising an enclosure 8 for subjecting the circuit 2 to a schedule of thermomechanical and/or vibration constraints, a hardware portion 9 comprising bridges 10 of electrical resistors 11, 12, a software portion 13 comprising means 16-23 for setting a detection criterion representing damage to one or more solder connections and for displaying the results of the test, an input/output interface 14 for converting each electrical resistor 12 measurement of the tested chains of solder connections into data that can be used by the software portion, and adjustment means 24-29 for modifying a criterion for detecting damage to the solder connections.
(FR) L'invention a pour objet un dispositif 1 de test d'un circuit 2 formé d'un circuit imprimé 3 sur lequel sont assemblés des composants 5, de préférence factices, par des joints de brasure 7, comportant, une enceinte 8 pour soumettre le circuit 2 à un historique de contraintes thermomécaniques et/ou vibratoires, une partie matérielle 9 comportant des ponts 10 de résistances électriques 11, 12, une partie logicielle 13 comportant des moyens 16-23 pour fixer un critère de détection représentatif de la dégradation d'un ou plusieurs joints de brasure, et pour visualiser les résultats du test, une interface d'entrée/sortie 14 pour convertir chaque mesure de résistance électrique 12 des chaînes de joints de brasure testées, en une donnée exploitable par la partie logicielle, des moyens de réglage 24-29 pour modifier un critère de détection de la dégradation des joints brasés.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: French (FR)
Filing Language: French (FR)
Also published as:
EP2359153IL213535JP2012512411US20120025864ES2436533FR2939925