Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2010074944) METHOD AND SYSTEM FOR QUEUING TRANSFERS OF MULTIPLE NON-CONTIGUOUS ADDRESS RANGES WITH A SINGLE COMMAND
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2010/074944 International Application No.: PCT/US2009/067031
Publication Date: 01.07.2010 International Filing Date: 07.12.2009
IPC:
G06F 9/06 (2006.01) ,G06F 9/30 (2006.01) ,G06F 13/16 (2006.01) ,G06F 3/06 (2006.01) ,G06F 12/00 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
30
Arrangements for executing machine- instructions, e.g. instruction decode
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
14
Handling requests for interconnection or transfer
16
for access to memory bus
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
3
Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
06
Digital input from, or digital output to, record carriers
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
12
Accessing, addressing or allocating within memory systems or architectures
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard MS: RNB-4-150 Santa Clara, California 95052, US (AllExceptUS)
ROYER, Robert [US/US]; US (UsOnly)
HUFFMAN, Amber [US/US]; US (UsOnly)
Inventors:
ROYER, Robert; US
HUFFMAN, Amber; US
Agent:
VINCENT, Lester J.; Blakely Sokoloff Taylor & Zafman 1279 Oakmead Parkway Sunnyvale, California 94085, US
Priority Data:
12/342,06522.12.2008US
Title (EN) METHOD AND SYSTEM FOR QUEUING TRANSFERS OF MULTIPLE NON-CONTIGUOUS ADDRESS RANGES WITH A SINGLE COMMAND
(FR) PROCÉDÉ ET SYSTÈME PERMETTANT DE METTRE EN FILE D'ATTENTE DES TRANSFERTS DE PLAGES D'ADRESSES MULTIPLES NON CONTIGUËS AVEC UNE SEULE COMMANDE
Abstract:
(EN) Methods and systems for queuing transfers of multiple non-contiguous address ranges within a single command are disclosed. Embodiments of systems include system processors, memory to store data and executable software, and storage devices to receive transfer commands stored in system memory. A host controller interface driver is executed by one or more system processors and collects multiple non-continuous address ranges from storage-device transfer requests and records starting addresses and quantities of data to transfer for each non-continuous range in a tagged command list. It records the number of address ranges in the tagged command list, and a tagged-transfer opcode in a command, and stores the command and the tagged command list in a command table for the storage device. It records a base address for the command table in memory and an offset for the tagged command list into a command header, which is stored in a command queue.
(FR) La présente invention concerne des procédés et des systèmes qui permettent de mettre en file d'attente des transferts de plages d'adresses multiples non contiguës en une seule commande. Les modes de réalisation des systèmes comprennent des processeurs de système, une mémoire pour stocker des données et un logiciel exécutable, et des périphériques de stockage pour recevoir les commandes de transfert stockées dans la mémoire du système. Un pilote d'interface de contrôleur hôte est exécuté par un ou plusieurs processeurs de système et recueille plusieurs plages d'adresses non contiguës à partir des demandes de transfert des dispositifs de stockage et enregistre les adresses de début et les quantités de données à transférer pour chaque plage non continue dans une liste de commandes marquée. Il enregistre le nombre de plages d'adresses dans la liste de commandes marquée, et un code opération de transfert marqué dans une commande, et stocke la commande et la liste de commandes marquée dans une table des commandes du dispositif de stockage. Il enregistre une adresse de base pour la table de commandes en mémoire et un décalage pour la liste de commandes marquée dans un en-tête de commande qui est stocké dans une file d'attente de commandes.
front page image
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
EP2361404JP2012508428CN102171649KR1020110053261