WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2010032861) SEMICONDUCTOR PROGRAMMABLE DEVICE AND CONTROL METHOD THEREFOR
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2010/032861    International Application No.:    PCT/JP2009/066570
Publication Date: 25.03.2010 International Filing Date: 15.09.2009
IPC:
H03K 19/177 (2006.01), H01L 21/82 (2006.01), H01L 21/822 (2006.01), H01L 27/04 (2006.01)
Applicants: NEC CORPORATION [JP/JP]; 7-1,Shiba 5-chome, Minato-ku, Tokyo 1088001 (JP) (For All Designated States Except US).
SAITO, Hideaki [JP/JP]; (JP) (For US Only)
Inventors: SAITO, Hideaki; (JP)
Agent: ASAI, Toshio; (JP)
Priority Data:
2008-236783 16.09.2008 JP
Title (EN) SEMICONDUCTOR PROGRAMMABLE DEVICE AND CONTROL METHOD THEREFOR
(FR) DISPOSITIF À SEMI-CONDUCTEUR PROGRAMMABLE ET PROCÉDÉ DE COMMANDE CORRESPONDANT
(JA) 半導体プログマブルデバイスおよびその制御方法
Abstract: front page image
(EN)Disclosed is a low-cost, high-performance semiconductor programmable device comprising: multiple circuit blocks that input/output signals; a switch fabric that reciprocally transmits the signals input/output by the circuit blocks; and a conversion unit that parallel-serial converts the multiple signals output by the multiple circuit blocks into one signal to be used by the switch fabric and serial-parallel converts the signal output by the switch fabric into multiple signals to be used by the circuit blocks.
(FR)L'invention concerne un dispositif programmable à semi-conducteur à hautes performances et faible coût comportant : plusieurs blocs de circuits dédiés aux entrées/sorties de signaux ; une matrice de commutation qui transmet de façon réciproque les signaux d'entrée/sortie des blocs de circuit ; et un module de conversion qui effectue une conversion parallèle-série des multiples signaux de sortie des blocs de circuits en un seul signal à utiliser par la matrice de commutation, et qui effectue une conversion série-parallèle du signal délivré par la matrice de commutation en plusieurs signaux à utiliser par les blocs de circuit.
(JA)要約書  低コストで高性能の半導体プログラマブルデバイスを得るため、本発明の半導体プログラマブルデバ イスは、信号を入出力する複数の回路ブロックと、回路ブロックが入出力する信号を相互に転送するス イッチファブリックと、複数の回路ブロックから出力された複数の信号を1つの信号にパラレル-シリ アル変換した信号をスイッチファブリックに使用させ、スイッチファブリックから出力された信号をシ リアル-パラレル変換した複数の信号を回路ブロックに使用させる変換部とを有する。
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)