WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2009141612) IMPROVEMENTS RELATING TO DATA PROCESSING ARCHITECTURE
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2009/141612    International Application No.:    PCT/GB2009/001274
Publication Date: 26.11.2009 International Filing Date: 20.05.2009
IPC:
G06F 15/80 (2006.01)
Applicants: ASPEX SEMICONDUCTOR LIMITED [GB/GB]; Aspex House 44-45 Oxford Street High Wycombe Buckinghamshire HP11 2DJ (GB) (For All Designated States Except US).
WHITAKER, Martin [GB/GB]; (GB) (For US Only).
LANCASTER, John [AU/AU]; (GB) (For US Only)
Inventors: WHITAKER, Martin; (GB).
LANCASTER, John; (GB)
Agent: ELKINER, Kaya; Keltie Fleet Place House 2 Fleet Place London EC4M 7ET (GB)
Priority Data:
0809192.8 20.05.2008 GB
Title (EN) IMPROVEMENTS RELATING TO DATA PROCESSING ARCHITECTURE
(FR) AMÉLIORATIONS CONCERNANT UNE ARCHITECTURE DE TRAITEMENT DE DONNÉES
Abstract: front page image
(EN)A parallel processor is described which is operated in a SIMD manner. The processor comprises: a plurality of processing elements connected in a string and grouped into a plurality of processing units, wherein each processing unit comprises a plurality of processing elements which each have direct interconnections with all of the other processing elements within the respective processing unit, the interconnections enabling data transfer between any two elements within a unit to be effected in a single clock cycle.
(FR)L’invention concerne un processeur parallèle qui est mis en œuvre d'une manière SIMD. Le processeur comprend : une pluralité d'éléments de traitement connectés en chaîne et groupés en une pluralité d'unités de traitement, chaque unité de traitement comprenant une pluralité d'éléments de traitement qui ont chacun des interconnexions directes avec tous les autres éléments de traitement dans l'unité de traitement respective, les interconnexions permettant qu'un transfert de données entre deux éléments quelconques dans une unité soit effectué en un seul cycle d'horloge.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)