WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2009067598) SYSTEM AND METHOD OF DETERMINING AN ADDRESS OF AN ELEMENT WITHIN A TABLE
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2009/067598    International Application No.:    PCT/US2008/084189
Publication Date: 28.05.2009 International Filing Date: 20.11.2008
IPC:
G06F 9/30 (2006.01), G06F 9/355 (2006.01), G06F 9/315 (2006.01)
Applicants: QUALCOMM Incorporated [US/US]; ATTN: INTERNATIONAL IP ADMINISTRATION, 5775 Morehouse Drive, San Diego, CA 92121 (US) (For All Designated States Except US).
KRITHIVASAN, Shankar [IN/US]; (US) (For US Only).
ZENG, Mao [CA/US]; (US) (For US Only).
CODRESCU, Lucian [US/US]; (US) (For US Only).
PLONDKE, Erich J. [US/US]; (US) (For US Only)
Inventors: KRITHIVASAN, Shankar; (US).
ZENG, Mao; (US).
CODRESCU, Lucian; (US).
PLONDKE, Erich J.; (US)
Agent: TALPALATSKY, Sam; 5775 Morehouse Drive, San Diego, CA 92121 (US)
Priority Data:
11/943,265 20.11.2007 US
Title (EN) SYSTEM AND METHOD OF DETERMINING AN ADDRESS OF AN ELEMENT WITHIN A TABLE
(FR) SYSTÈME ET PROCÉDÉ DE DÉTERMINATION D'UNE ADRESSE D'UN ÉLÉMENT AU SEIN D'UNE TABLE
Abstract: front page image
(EN)In a particular embodiment, a method is disclosed that includes executing a single instruction to identify a location within a table stored at a memory. The single instruction is executable by a processor to extract bit field data from a first register and insert the bit field data into an index portion of a second register. The second register includes a table address portion and an index portion. The table address portion includes a table address identifying a memory location associated with a table. The table address and the bit field data combine to form an indexed address to an element within the table.
(FR)L'invention concerne, dans un mode de réalisation particulier, un procédé qui comprend l'exécution d'une instruction unique pour identifier un emplacement au sein d'une table stockée au niveau d'une mémoire. L'instruction unique est exécutable par un processeur pour extraire des données de champ de bit d'un premier registre et insérer les données de champ de bit dans une partie d'index d'un second registre. Le second registre comprend une partie d'adresse de table et une partie d'index. La partie d'index de table comprend une adresse de table identifiant un emplacement mémoire associé à une table. L'adresse de table et les données de champ de bit se combinent pour former une adresse indexée sur un élément dans la table.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)