WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2009055897) ALL-DIGITAL MULTI-STANDARD TRANSMITTER ARCHITECTURE USING DELTA- SIGMA MODULATORS
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2009/055897    International Application No.:    PCT/CA2008/000060
Publication Date: 07.05.2009 International Filing Date: 11.01.2008
IPC:
H04L 27/00 (2006.01), H03M 3/02 (2006.01), H04L 27/36 (2006.01), H04B 1/04 (2006.01)
Applicants: GHANNOUCHI, Fadhel, M. [CA/CA]; (CA).
HELAOUI, Mohamed [TN/CA]; (CA) (For US Only).
HATAMI, Safar [IR/CA]; (CA) (For US Only).
NEGRA, Renato [IT/CA]; (CA) (For US Only)
Inventors: GHANNOUCHI, Fadhel, M.; (CA).
HELAOUI, Mohamed; (CA).
HATAMI, Safar; (CA).
NEGRA, Renato; (CA)
Agent: PRINCE, Gaétan; BCF LLP, 1100 René-Lévesque Blvd. West, 25th Floor, Montréal, Québec H3B 5C9 (CA)
Priority Data:
60/996,140 02.11.2007 US
Title (EN) ALL-DIGITAL MULTI-STANDARD TRANSMITTER ARCHITECTURE USING DELTA- SIGMA MODULATORS
(FR) ARCHITECTURE D'ÉMETTEUR MULTI-STANDARD ENTIÈREMENT NUMÉRIQUE UTILISANT DES MODULATEURS DELTA-SIGMA
Abstract: front page image
(EN)The present disclosure is concerned with a digital transmitter using Delta-Sigma modulators (DMSs) that uses an up-sampler and modulator block that follows the DSMs to generate the RF equivalent of the baseband signal to be transmitted. The up-sampler and modulator block is simple to implement and contains only one or a few multiplexers implemented in high speed logic technology.
(FR)La présente invention concerne un émetteur numérique intégrant des modulateurs delta-sigma (DMS) qui utilise un module de suréchantillonnage et de modulation qui suit les DSM pour générer l'équivalent RF du signal de bande de base à émettre. Le module de suréchantillonnage et de modulation est simple à mettre en œuvre et contient seulement un ou quelques multiplexeurs implémentés en technologie à logique rapide.
Designated States: AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)