Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2007149362) SOLID STATE LIGHT SHEET AND BARE DIE SEMICONDUCTOR CIRCUITS WITH SERIES CONNECTED BARE DIE CIRCUIT ELEMENTS
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2007/149362 International Application No.: PCT/US2007/014147
Publication Date: 27.12.2007 International Filing Date: 15.06.2007
IPC:
H01L 25/075 (2006.01) ,H01L 33/00 (2006.01)
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
25
Assemblies consisting of a plurality of individual semiconductor or other solid state devices
03
all the devices being of a type provided for in the same subgroup of groups H01L27/-H01L51/128
04
the devices not having separate containers
075
the devices being of a type provided for in group H01L33/78
H ELECTRICITY
01
BASIC ELECTRIC ELEMENTS
L
SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
33
Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
Applicants:
ARTICULATED TECHNOLOGIES, LLC [US/US]; 300 Saybrook Road Higganum, Connecticut 06441, US (AllExceptUS)
DANIELS, John J. [US/US]; US (UsOnly)
Inventors:
DANIELS, John J.; US
Agent:
MICHAUD, Richard R.; Michaud-Duffy Group, LLC 306 Industrial Park Road Suite 206 Middletown, Connecticut 06457, US
Priority Data:
11/454,47916.06.2006US
Title (EN) SOLID STATE LIGHT SHEET AND BARE DIE SEMICONDUCTOR CIRCUITS WITH SERIES CONNECTED BARE DIE CIRCUIT ELEMENTS
(FR) FEUILLE LÉGÈRE À L'ÉTAT SOLIDE ET CIRCUITS SEMI-CONDUCTEURS DE PUCES NUES AVEC DES ÉLÉMENTS DE CIRCUIT À PUCES NUES CONNECTÉS EN SÉRIE
Abstract:
(EN) An electronically active sheet includes a bottom substrate having a bottom electrically conductive surface. A top substrate having a top electrically conductive surface is disposed facing the bottom electrically conductive surface. An electrical insulator separates the bottom electrically conductive surface from the top electrically conductive surface. At least one bare die electronic element is provided having a top conductive side and a bottom conductive side. Each bare die electronic element is disposed so that the top conductive side is in electrical communication with the top electrically conductive surface and so that the bottom conductive side is in electrical communication with the bottom electrically conductive surface.
(FR) Selon l'invention, une feuille électroniquement active comprend un substrat inférieur dont la surface inférieure est électriquement conductrice. Un substrat supérieur dont la surface supérieure est électriquement conductrice est disposé en face de la surface inférieure électriquement conductrice. Un isolant électrique sépare la surface électriquement conductrice inférieure de la surface électriquement conductrice supérieure. Au moins un élément électronique à puce nue comportant un côté supérieur conducteur et un côté inférieur conducteur est mis en place. Chaque élément électronique à puce nue est disposé de sorte que le côté conducteur supérieur est en communication électrique avec la surface électriquement conductrice supérieure et que le côté conducteur inférieur est en communication électrique avec la surface électriquement conductrice inférieure.
front page image
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
EP2041790