WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2007089535) CROSS-ARCHITECTURE OPTIMIZATION
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2007/089535    International Application No.:    PCT/US2007/002044
Publication Date: 09.08.2007 International Filing Date: 22.01.2007
IPC:
G06F 9/44 (2006.01)
Applicants: SEARETE LLC [US/US]; 1756-114TH Ave. SE, Suite 110, Bellevue, WA 98004 (US) (For All Designated States Except US).
FERREN, Bran [US/US]; (US) (For US Only).
HILLIS, W., Daniel [US/US]; (US) (For US Only).
MANGIONE-SMITH, William, Henry [US/US]; (US) (For US Only).
MYHRVOLD, Nathan, P. [US/US]; (US) (For US Only).
TEGREENE, Clarence, T. [US/US]; (US) (For US Only).
WOOD, Lowell, L., Jr. [US/US]; (US) (For US Only)
Inventors: FERREN, Bran; (US).
HILLIS, W., Daniel; (US).
MANGIONE-SMITH, William, Henry; (US).
MYHRVOLD, Nathan, P.; (US).
TEGREENE, Clarence, T.; (US).
WOOD, Lowell, L., Jr.; (US)
Agent: COOK, Dale, R.; 1756-114th Avenue SE, #110, Bellevue, WA 98004 (US)
Priority Data:
11/343,745 31.01.2006 US
11/343,927 31.01.2006 US
Title (EN) CROSS-ARCHITECTURE OPTIMIZATION
(FR) OPTIMISATION D'ARCHITECTURES CROISÉES
Abstract: front page image
(EN)Embodiments include a device, apparatus, and a method. An apparatus includes a monitor circuit for determining an execution characteristic of a first instruction associated with a first computing machine architecture. The apparatus also includes a generator circuit for creating an optimization profile useable in an execution of a second instruction associated with a second computing machine architecture.
(FR)L'invention concerne, dans des modes de réalisation, un dispositif, un appareil, et un procédé. Un appareil comporte un circuit de surveillance destiné à déterminer une caractéristique d'exécution d'une première instruction associée à une première architecture de machine de calcul. L'appreil comporte également un circuit générateur destiné à créer un profil d'optimisation que l'on peut utiliser dans une exécution d'une seconde instruction associée à une seconde architecture de machine de calcul.
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)