Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2007005906) INTEGRATED CIRCUIT WITH SEPARATE SUPPLY VOLTAGE FOR MEMORY THAT IS DIFFERENT FROM LOGIC CIRCUIT SUPPLY VOLTAGE
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2007/005906 International Application No.: PCT/US2006/026096
Publication Date: 11.01.2007 International Filing Date: 30.06.2006
IPC:
G11C 5/14 (2006.01)
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
5
Details of stores covered by group G11C11/63
14
Power supply arrangements
Applicants:
P. A. SEMI, INC. [US/US]; 3965 Freedom Circle, Floor 8 Santa Clara, CA 95054, US (AllExceptUS)
CAMPBELL, Brian, J. [US/US]; US (UsOnly)
VON KAENEL, Vincent, R. [CH/US]; US (UsOnly)
SCOTT, Gregory, S. [US/US]; US (UsOnly)
SANTHANAM, Sribalan [IN/US]; US (UsOnly)
MURRAY, Daniel, C. [US/US]; US (UsOnly)
Inventors:
CAMPBELL, Brian, J.; US
VON KAENEL, Vincent, R.; US
SCOTT, Gregory, S.; US
SANTHANAM, Sribalan; US
MURRAY, Daniel, C.; US
Agent:
MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZEL, P.C.; Merkel, Lawrence J.; Patent Agent P.o. Box 398 Austin, TX 78767-0398, US
Priority Data:
11/173,56501.07.2005US
Title (EN) INTEGRATED CIRCUIT WITH SEPARATE SUPPLY VOLTAGE FOR MEMORY THAT IS DIFFERENT FROM LOGIC CIRCUIT SUPPLY VOLTAGE
(FR) CIRCUIT INTEGRE PRESENTANT POUR LA MEMOIRE UNE TENSION D'ALIMENTATION SEPAREE DIFFERENTE DE LA TENSION D'ALIMENTATION DU CIRCUIT LOGIQUE
Abstract:
(EN) In one embodiment, an integrated circuit comprises at least one logic circuit supplied by a first supply voltage and at least one memory circuit coupled to the logic circuit and supplied by a second supply voltage. The memory circuit is configured to be read and written responsive to the logic circuit even if the first supply voltage is less than the second supply voltage during use. In another embodiment, a method comprises a logic circuit reading a memory cell, the logic circuit supplied by a first supply voltage; and the memory cell responding to the read using signals that are referenced to the first supply voltage, wherein the memory cell is supplied with a second supply voltage that is greater than the first supply voltage during use.
(FR) Un mode de réalisation concerne un circuit intégré comprenant au moins un circuit logique alimenté par une première tension d'alimentation et au moins un circuit de mémoire couplé au circuit logique et alimenté par une seconde tension d'alimentation. Le circuit de mémoire est conçu pour être soumis à des opérations de lecture et d'écriture en réponse au circuit logique même si la première tension d'alimentation est inférieure à la seconde tension d'alimentation au cours de l'utilisation. Un autre mode de réalisation concerne un procédé selon lequel un circuit logique lit une cellule de mémoire, ce circuit logique étant alimenté par une première tension d'alimentation, et la cellule de mémoire réagit à cette lecture au moyen de signaux qui se rapportent à la première tension d'alimentation, la cellule de mémoire étant alimentée par une seconde tension d'alimentation supérieure à la première tension d'alimentation au cours de l'utilisation.
front page image
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
EP1899975JP2008545226EP2362398ES2370338CN101253569CN102157188
DK1899975