Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2007005553) SERIAL ATA PORT ADDRESSING
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2007/005553 International Application No.: PCT/US2006/025462
Publication Date: 11.01.2007 International Filing Date: 28.06.2006
IPC:
G06F 13/42 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
38
Information transfer, e.g. on bus
42
Bus transfer protocol, e.g. handshake; Synchronisation
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, CA 95052, US (AllExceptUS)
CHANG, Nai-chih [--/US]; US (UsOnly)
SETO, Pak-lung [US/US]; US (UsOnly)
CHANG, Luke, L. [US/US]; US (UsOnly)
LAU, Victor [CN/US]; US (UsOnly)
Inventors:
CHANG, Nai-chih; US
SETO, Pak-lung; US
CHANG, Luke, L.; US
LAU, Victor; US
Agent:
SCHELLER, James, C. ; BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP 12400 Wilshire Boulevard, Suite 7th Floor Los Angeles, CA 90025, US
Priority Data:
11/172,76830.06.2005US
Title (EN) SERIAL ATA PORT ADDRESSING
(FR) ADRESSAGE DE PORT ATA EN SERIE
Abstract:
(EN) In one aspect, a shared transport layer frame information structure (FIS) generation logic may generate FISes for each of a plurality of SATA ports. In a further aspect, a port addressing logic, in communication with the shared transport layer FIS generation logic, may select one of the SATA ports for each of the FISes.
(FR) Un mode de réalisation de l'invention concerne une logique de génération de structure d'informations de trame (FIS) de couche de transport partagée pouvant générer des FIS pour chaque port SATA d'une pluralité de ports SATA. Dans un autre mode de réalisation, une logique d'adressage de port, en communication avec la logique de génération de FIS de couche de transport partagée, peut sélectionner un des ports SATA pour chaque FIS.
front page image
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)