WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2006128049) TRANSFORMER COUPLED CLOCK INTERFACE CIRCUIT FOR MEMORY MODULES
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2006/128049    International Application No.:    PCT/US2006/020597
Publication Date: 30.11.2006 International Filing Date: 25.05.2006
IPC:
G11C 5/14 (2006.01)
Applicants: THUNDER CREATIVE TECHNOLOGIES, INC. [US/US]; 3849 Rambla Pacifico St., Malibu, CA 90265 (US) (For All Designated States Except US).
WASHBURN, Robert, D. [US/US]; (US) (For US Only).
MCCLANAHAN, Robert, F. [US/US]; (US) (For US Only)
Inventors: WASHBURN, Robert, D.; (US).
MCCLANAHAN, Robert, F.; (US)
Agent: HARRIMAN, J., D., II.; Brown Raysman Millstein, Felder & Steiner LLP, 1880 Century Park East, 12th Floor, Los Angeles, CA 90067 (US)
Priority Data:
60/684,878 25.05.2005 US
11/420,214 24.05.2006 US
Title (EN) TRANSFORMER COUPLED CLOCK INTERFACE CIRCUIT FOR MEMORY MODULES
(FR) CIRCUIT D'INTERFACE D'HORLOGE COUPLE A UN TRANSFORMATEUR POUR MODULES DE MEMOIRE
Abstract: front page image
(EN)The invention is a clock interface circuit for high-speed computer memory modules. It provides improved timing margin due to improved rise and fall times than achieved with present JEDEC specified clock distribution and timing networks. The invention also provides for improved clock and inverse clock symmetry around VREF.
(FR)L'invention concerne un circuit d'interface d'horloge conçu pour des modules de mémoire informatique à grande vitesse. Elle concerne une marge de synchronisation améliorée due à des temps d'élévation et de chute améliorés par rapport à ceux obtenus avec des réseaux actuels de distribution et de synchronisation d'horloge spécifiés de JEDEC. L'invention concerne également une symétrie d'horloge et d'horloge inverse améliorée autour de VREF.
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)