PATENTSCOPE will be unavailable a few hours for maintenance reason on Monday 03.02.2020 at 10:00 AM CET
Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2006102027) STATISTICAL DELAY AND NOISE CALCULATION CONSIDERING CELL AND INTERCONNECT VARIATIONS
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2006/102027 International Application No.: PCT/US2006/009634
Publication Date: 28.09.2006 International Filing Date: 17.03.2006
IPC:
G06F 9/45 (2006.01) ,G06F 17/50 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
44
Arrangements for executing specific programmes
45
Compilation or interpretation of high level programme languages
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
17
Digital computing or data processing equipment or methods, specially adapted for specific functions
50
Computer-aided design
Applicants:
CELIK, Mustafa [TR/US]; US
LE, Jiayong [CN/US]; US
Inventors:
LE, Jiayong; US
Priority Data:
60/663,21918.03.2005US
Title (EN) STATISTICAL DELAY AND NOISE CALCULATION CONSIDERING CELL AND INTERCONNECT VARIATIONS
(FR) RETARD STATISTIQUE ET CALCUL DE BRUIT TENANT COMPTE DE VARIATIONS D'INTERCONNEXIONS ET DE CELLULES
Abstract:
(EN) The electrical circuit timing method provides accurate nominal delay together with the delay sensitivities with respect to different circuit elements {e.g., cells, interconnects, etc.) and variational parameters (e.g., process variations; environmental variations). All the sensitivity computations are based on closed-form formulas; as a consequence, the method provides rapidly and at low cost high accuracy and high numerical stability.
(FR) Procédé de temporisation de circuit électrique permettant d'obtenir un retard nominal précis ainsi que des sensibilités de retard par rapport à des éléments de circuit différents (par exemple, cellules, interconnexions, etc.) et des paramètres variables (par exemple, variations de processus ; variations environnementales). Tous les calculs de sensibilité sont basés sur des formules analytiques ; en conséquence, le procédé donne rapidement et pour un faible coût une précision élevée et une stabilité numérique importante.
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
EP1866760US20090288050