(EN) A System packet interface (SP1) packet exchange apparatus comprising one or more System packet interfaces (SPIs) each SPI having an ingress and egress port capable of coupling to one or more devices and receiving and sending data; and one or more buffers coupled to handle said receiving and sending data wherein said one or more buffers are created from a segmented memory (figure 18).
(FR) L'invention concerne un procédé et un appareil d'interface générique, de traversée de paquets, de surréservation, de concaténation de file d'attente, et de priorité d'identification logique pour un dispositif d'interface de système par paquets.