WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2006020331) PHASE-LOCKED LOOP HAVING DYNAMICALLY ADJUSTABLE UP/DOWN PULSE WIDTHS
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2006/020331    International Application No.:    PCT/US2005/025814
Publication Date: 23.02.2006 International Filing Date: 20.07.2005
IPC:
H03L 7/089 (2006.01)
Applicants: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95052 (US) (For All Designated States Except US).
HUANG, Mingwei [CN/US]; (US) (For US Only).
WONG, Keng [MY/US]; (US) (For US Only).
LAW, Hon-Mo [CN/US]; (US) (For US Only).
CHAO, Chi-Yeu [--/US]; (US) (For US Only)
Inventors: HUANG, Mingwei; (US).
WONG, Keng; (US).
LAW, Hon-Mo; (US).
CHAO, Chi-Yeu; (US)
Agent: VINCENT, Lester, J.; BLAKELY SOKOLOFF TAYLOR & ZAFMAN, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 950025 (US)
Priority Data:
10/918,301 13.08.2004 US
Title (EN) PHASE-LOCKED LOOP HAVING DYNAMICALLY ADJUSTABLE UP/DOWN PULSE WIDTHS
(FR) BOUCLE A PHASE ASSERVIE A LARGEURS D'IMPULSIONS MONTANTES/DESCENDANTES REGLABLES DYNAMIQUEMENT
Abstract: front page image
(EN)According to embodiments of the present invention, a phase-locked loop (PLL) may include circuitry to select a wide pulse width for the phase-frequency detector control signal when the PLL is in a frequency acquisition stage, a narrow pulse width for the phase-frequency detector control signal when the PLL is in a phase capture stage, and a wide pulse width of the phase-frequency detector control signal when the PLL is in a lock stage.
(FR)D'après divers modes de réalisation de l'invention, une boucle à phase asservie (PLL) peut comprendre un ensemble de circuits permettant de sélectionner pour le signal de commande du détecteur de phase une impulsion large, une impulsion étroit ou une impulsion large selon que la boucle à phase asservie PLL se trouve en mode d'acquisition de phase, en mode de capture de phase, ou en mode de verrouillage, respectivement.
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)