WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2005114669) SYSTEM AND METHOD FOR IMPROVING PERFORMANCE IN COMPUTER MEMORY SYSTEMS SUPPORTING MULTIPLE MEMORY ACCESS LATENCIES
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2005/114669    International Application No.:    PCT/US2005/018246
Publication Date: 01.12.2005 International Filing Date: 20.05.2005
IPC:
G11C 7/00 (2006.01)
Applicants: RAMBUS INC. [US/US]; 4440 El Camino Real, Los Altos, CA 94022 (US) (For All Designated States Except US).
WOO, Steven, C. [US/US]; (US) (For US Only).
TSANG, Brian, H. [US/US]; (US) (For US Only)
Inventors: WOO, Steven, C.; (US).
TSANG, Brian, H.; (US)
Agent: WILLIAMS, Gary, S.; Morgan, Lewis & Bockius LLP, 2 Palo Alto Square, 3000 El Camino Real, Suite 700, Palo Alto, CA 94306 (US)
Priority Data:
10/850,803 21.05.2004 US
Title (EN) SYSTEM AND METHOD FOR IMPROVING PERFORMANCE IN COMPUTER MEMORY SYSTEMS SUPPORTING MULTIPLE MEMORY ACCESS LATENCIES
(FR) SYSTEME ET PROCEDE AMELIORANT LES PERFORMANCES DES SYSTEMES DE MEMOIRES D'ORDINATEURS A LATENCE D'ACCES AUX MEMOIRES
Abstract: front page image
(EN)A memory system having multiple memory devices reduces average access latency by enabling different latencies for different regions of physical memory, providing an address map conducive to placing frequently accessed memory addresses into the lowest latency regions of physical memory; and assigning the frequently accessed memory addresses to the lowest latency regions of physical memory.
(FR)L'invention porte sur un système de mémoire à plusieurs dispositifs de mémoire réduisant la latence d'accès moyenne en assignant différentes latences à différentes zones de mémoire physique, en établissant une carte d'adresses agissant pour placer les adresses de mémoire fréquemment adressées dans des zones le la mémoire physique de moindre latence.
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)