Processing

Please wait...

Settings

Settings

Goto Application

1. WO2005064911 - AN ACTIVE IMPEDANCE SYNTHESIS CIRCUIT, FOR EXAMPLE FOR XDSL SPLITTERS

Publication Number WO/2005/064911
Publication Date 14.07.2005
International Application No. PCT/IB2004/004032
International Filing Date 06.12.2004
IPC
H03H 11/40 2006.01
HELECTRICITY
03BASIC ELECTRONIC CIRCUITRY
HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
11Networks using active elements
02Multiple-port networks
40Impedance converters
H04L 25/12 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
25Baseband systems
02Details
12Compensating for variations in line impedance
H04M 11/06 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
MTELEPHONIC COMMUNICATION
11Telephonic communication systems specially adapted for combination with other electrical systems
06Simultaneous speech and data transmission, e.g. telegraphic transmission over the same conductors
CPC
H03H 11/40
HELECTRICITY
03BASIC ELECTRONIC CIRCUITRY
HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
11Networks using active elements
02Multiple-port networks
40Impedance converters
H04L 27/2601
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
27Modulated-carrier systems
26Systems using multi-frequency codes
2601Multicarrier modulation systems
Applicants
  • STMICROELECTRONICS S.R.L. [IT]/[IT] (AllExceptUS)
  • MASCHERA, Davide [IT]/[IT] (UsOnly)
  • DARIO, Daniele [IT]/[IT] (UsOnly)
Inventors
  • MASCHERA, Davide
  • DARIO, Daniele
Agents
  • BOSOTTI, Luciano
Priority Data
03029556.222.12.2003EP
Publication Language English (EN)
Filing Language English (EN)
Designated States
Title
(EN) AN ACTIVE IMPEDANCE SYNTHESIS CIRCUIT, FOR EXAMPLE FOR XDSL SPLITTERS
(FR) CIRCUIT DE SYNTHESE D'IMPEDANCE ACTIVE, PAR EXEMPLE POUR DIVISEURS DE TYPE XDSL
Abstract
(EN)
The arrangement includes a transformer (T) having a primary winding (L1) and a secondary winding (L2), the transformer exhibiting an impedance (Zsh) across the primary winding (2), and an impedance synthesis circuit (K, H(s),g). The impedance synthesis circuit includes a transfer function element (H(s)) having a frequency spectrum. The transfer function element (H(s)) has associated a gain element (K) and a current source (g) controlled by the transfer function element (H(s)). The impedance synthesis circuit (K, H(s),g) is connected to said secondary winding (L2), so that the transformer (T) mirrors the impedance synthesized by the impedance synthesis circuit (K, H(s),g) into the impedance (Zsh) across said primary winding (Li). The primary (Li) winding is adapted to define the high voltage (HV) side of an XDSL splitter, while the impedance synthesis circuit (K, H(s),g) connected to the secondary winding (L2) is inherently a low voltage circuit.
(FR)
Ensemble comprenant un transformateur (T) comportant un enroulement primaire (L1) et un enroulement secondaire (L2), ledit transformateur présentant une impédance (Zsh) aux bornes de l'enroulement primaire (2), et un circuit de synthèse d'impédance (K, H(s), g). Le circuit de synthèse d'impédance comprend un élément de fonction de transfert (H(s)) présentant un spectre de fréquences. L'élément de fonction de transfert (H(s)) est associé à un élément de gain (K) et à une source de courant (g) commandée par l'élément de fonction de transfert (H(s)). Le circuit de synthèse d'impédance (K, H(s), g) est relié audit enroulement secondaire (L2) de sorte que le transformateur (T) reflète l'impédance synthétisée par le circuit de synthèse d'impédance (K, H(s), g) dans l'impédance (Zsh) aux bornes de l'enroulement primaire (L1). L'enroulement primaire (L1) est adapté pour définir le côté haute tension (HV) d'un diviseur de type XDSL, alors que le circuit de synthèse d'impédance (K, H(s), g) relié audit enroulement secondaire (L2) est intrinsèquement un circuit basse tension.
Also published as
US11474051
Latest bibliographic data on file with the International Bureau