WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2004102411) CONTROLLER INTERFACE
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2004/102411    International Application No.:    PCT/US2004/013583
Publication Date: 25.11.2004 International Filing Date: 03.05.2004
IPC:
G06F 13/38 (2006.01), G06F 15/17 (2006.01), G06F 15/78 (2006.01)
Applicants: LDS TEST AND MEASUREMENT, INC. [US/US]; 60 Church Street, Yalesville, CT 06492 (US) (For All Designated States Except US).
ZHUGE, James [US/US]; (US) (For US Only).
TANG, Zhengge [US/US]; (US) (For US Only)
Inventors: ZHUGE, James; (US).
TANG, Zhengge; (US)
Agent: SHEEHAN, Kenneth, J.; Baker & Hostetler LLP, Washington Square, Suite 1100, 1050 Connecticut Avenue, NW, Washington, DC 20036 (US)
Priority Data:
10/431,362 08.05.2003 US
Title (EN) CONTROLLER INTERFACE
(FR) INTERFACE DE CONTROLEUR
Abstract: front page image
(EN)An interface includes a slave digital signal processor (DSP) and a master DSP connected to the slave DSP through a communications port. The master DSP includes a memory; and a direct memory access (DMA) to the memory. A field programmable gate array (FPGA) is connected to the master DSP. The FPGA includes a dual port random access memory (RAM) in communication with the DMA. A universal serial bus (USB) interface is connected to the FPGA through the dual port RAM.
(FR)Une interface comprend un processeur de signal numérique (DSP) esclave et un DSP maître connecté au DSP esclave par un port de communications. Le DSP maître comprend une mémoire ainsi qu'un accès mémoire direct (DMA) à la mémoire. Un prédiffusé programmable (FPGA) est connecté au DSP maître. Le FPGA comprend une mémoire vive (RAM) à deux ports en communication avec le DMA. Une interface de bus série universel (USB) est connectée au FPGA par la RAM à deux ports.
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
African Regional Intellectual Property Organization (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)