WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2004036964) METHOD FOR THE MANUFACTURE OF PRINTED CIRCUIT BOARDS WITH INTEGRAL PLATED RESISTORS
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2004/036964    International Application No.:    PCT/US2003/024499
Publication Date: 29.04.2004 International Filing Date: 06.08.2003
Chapter 2 Demand Filed:    06.04.2004    
IPC:
C23C 18/16 (2006.01), C23C 18/32 (2006.01), C23C 18/42 (2006.01), H01C 17/06 (2006.01), H05K 1/16 (2006.01), H05K 3/18 (2006.01), H05K 3/24 (2006.01), H05K 3/28 (2006.01)
Applicants: MACDERMID, INCORPORATED [US/US]; 245 Freight Street, Waterbury, CT 06702 (US)
Inventors: KUKANSKIS, Peter; (US).
DURSO, Frank; (US).
SAWOSKA, David; (US)
Agent: CORDANI, John, L.; Carmody & Torrance LLP, 50 Leavenworth Street, P.O. Box 1110, Waterbury, CT 06721-1110 (US)
Priority Data:
10/271,817 16.10.2002 US
Title (EN) METHOD FOR THE MANUFACTURE OF PRINTED CIRCUIT BOARDS WITH INTEGRAL PLATED RESISTORS
(FR) PROCEDE DE REALISATION DE CARTES DE CIRCUITS IMPRIMES COMPORTANT DES RESISTANCES PLAQUEES INTEGREES
Abstract: front page image
(EN)The present invention is a process for manufacturing resistors integral with the printed circuit board by plating the resistors onto the insulative substrate. The invention uses a mask during the activation step so as to selectively activate only selected portions of the surface thus enabling smaller areas to be plated on the printed circuit board because no plating mask is used. The process of the instant invention produced printed circuit boards having greater uniformity and reliability as compared to the prior art.
(FR)La présente invention concerne un procédé pour produire des résistances intégrées à la carte de circuits imprimés, par placage des résistance sur le substrat isolant. L'invention fait intervenir l'utilisation d'un masque au cours de l'étape d'activation de façon à activer de manière sélective uniquement des parties sélectionnées de la surface, ce qui permet à de petites zones d'être plaquées sur la carte de circuits imprimés aux endroits où le masque ne se trouve pas. Le procédé de l'invention permet d'obtenir des cartes de circuits imprimés d'uniformité et de fiabilité supérieures à celles de l'état de la technique.
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
African Regional Intellectual Property Organization (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
Publication Language: English (EN)
Filing Language: English (EN)