Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
346. (WO2004025457) PREFETCHING DATA IN COMPUTER SYSTEM
Latest bibliographic data on file with the International Bureau   

Pub. No.: WO/2004/025457 International Application No.: PCT/US2003/027716
Publication Date: 25.03.2004 International Filing Date: 06.09.2003
Chapter 2 Demand Filed: 26.03.2004
IPC:
G06F 9/00 (2006.01) ,G06F 9/38 (2006.01) ,G06F 12/00 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
30
Arrangements for executing machine- instructions, e.g. instruction decode
38
Concurrent instruction execution, e.g. pipeline, look ahead
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
12
Accessing, addressing or allocating within memory systems or architectures
Applicants:
INTEL CORPORATION [US/US]; 2200 Mission College Boulevard Santa Clara, CA 95052, US
Inventors:
SPRANGLE, Eric; US
ROHILLAH, Anwar; US
Agent:
MALLIE, Michael J.; Blakely Sokoloff Tayor & Zafman 12400 Wilshire Boulevard, 7th Floor Los Angeles, CA 90025, US
Priority Data:
10/244,25016.09.2002US
Title (EN) PREFETCHING DATA IN COMPUTER SYSTEM
(FR) LECTURE ANTICIPEE DE DONNEES DANS UN SYSTEME INFORMATIQUE
Abstract:
(EN) A method and apparatus to detect and filter out redundant cache line addresses in a prefetch input queue, and to adjust the detector window size dynamically according to the number of detector entries in the queue for the cache-to-memory controller bus. Detectors correspond to cache line addresses that may represent cache misses in various levels of cache memory.
(FR) La présente invention se rapporte à un procédé et à un appareil permettant de détecter et de filtrer des lignes d'antémémoire redondantes dans une file d'attente en entrée de lecture anticipée, et d'ajuster dynamiquement la taille de fenêtre d'un détecteur en fonction du nombre d'entrées du détecteur dans la file d'attente pour le bus de commande antémémoire-à-mémoire. Les détecteurs correspondent à des adresses de lignes de l'antémémoire qui peuvent représenter des recherches infructueuses dans l'antémémoire à divers niveaux de l'antémémoire.
front page image
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (EPO) (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)