Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO2002093320) APPARATUS AND METHOD FOR VALIDATING A COMPUTER MODEL
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/2002/093320 International Application No.: PCT/US2002/015764
Publication Date: 21.11.2002 International Filing Date: 16.05.2002
Chapter 2 Demand Filed: 11.12.2002
IPC:
G06F 9/445 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
44
Arrangements for executing specific programmes
445
Programme loading or initiating
Applicants:
ENTELOS, INC. [US/US]; Suite 200 4040 Campbell Avenue Menlo Park, CA 94025, US
Inventors:
PATERSON, Thomas, S.; US
Agent:
GALLIANI, William, S. ; Cooley Godward LLP 3000 El Camino Real Five Palo Alto Square Palo Alto, CA 94306-2155, US
Priority Data:
60/292,17517.05.2001US
Title (EN) APPARATUS AND METHOD FOR VALIDATING A COMPUTER MODEL
(FR) APPAREIL ET PROCEDE CONÇUS POUR VALIDER UN MODELE INFORMATIQUE
Abstract:
(EN) An apparatus and method for validating (602) a computer model (100) is described (204). In one embodiment, a computer readable medium (115) comprises instructions to associate a set of configurations of a computer model with a stimulus-response test, each configuration of the set of configurations representing a different model scenario, the stimulus-response test defining a modification to each configuration of the set of configurations (702). The computer readable medium (115) also comprises instructions to apply the stimulus-response test to the set of configurations to produce a simulated response for each configuration of the set of configurations and instructions to compare the simulated responses for the set of configurations with an expected response to the stimulus-response test.
(FR) L'invention concerne un appareil et un procédé conçus pour valider un modèle informatique. Dans un mode de réalisation de la présente invention, un support lisible par un ordinateur comprend des instructions permettant d'associer un ensemble de configurations d'un modèle informatique à un test de stimulus-réponse, chaque configuration de l'ensemble de configurations représentant un scénario de modèle différent, et le test de stimulus-réponse définissant une modification affectant chacune desdites configurations. Ce support lisible par un ordinateur comporte également des instructions permettant d'appliquer le test de stimulus-réponse audit ensemble de configurations afin de produire une réponse simulée pour chacune desdites configurations. Ledit support comprend en outre des instructions permettant de comparer les réponses simulées pour l'ensemble de configurations à une réponse attendue au test de stimulus-réponse.
front page image
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW
African Regional Intellectual Property Organization (ARIPO) (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW)
Eurasian Patent Organization (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)
Also published as:
IL158876EP1393253JP2004533053JP2009134749CA2446865AU2002259258
IN1802/DELNP/2003