Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO2001046827) SYSTEM AND METHOD FOR INSTRUCTION LEVEL MULTITHREADING IN AN EMBEDDED PROCESSOR USING ZERO-TIME CONTEXT SWITCHING
Latest bibliographic data on file with the International Bureau   

Pub. No.: WO/2001/046827 International Application No.: PCT/US2000/035242
Publication Date: 28.06.2001 International Filing Date: 21.12.2000
Chapter 2 Demand Filed: 08.07.2001
IPC:
G06F 9/38 (2006.01) ,G06F 9/46 (2006.01) ,G06F 9/48 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
30
Arrangements for executing machine- instructions, e.g. instruction decode
38
Concurrent instruction execution, e.g. pipeline, look ahead
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
46
Multiprogramming arrangements
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
9
Arrangements for programme control, e.g. control unit
06
using stored programme, i.e. using internal store of processing equipment to receive and retain programme
46
Multiprogramming arrangements
48
Programme initiating; Programme switching, e.g. by interrupt
Applicants:
UBICOM, INC. [US/US]; 635 Clyde Avenue Mountain View, CA 94043, US
Inventors:
KELSEY, Nicholas, J.; US
WATERS, Christopher, J., F.; US
MIMAROGLU, Tibet; US
FOTLAND, David, Allan; US
Agent:
MCNELIS, John, T. ; Fenwick & West LLP Two Palo Alto Square Palo Alto, CA 94306, US
Priority Data:
60/171,73122.12.1999US
60/213,74522.06.2000US
60/250,78101.12.2000US
Title (EN) SYSTEM AND METHOD FOR INSTRUCTION LEVEL MULTITHREADING IN AN EMBEDDED PROCESSOR USING ZERO-TIME CONTEXT SWITCHING
(FR) SYSTEME ET PROCEDE DE TRAITEMENT MULTIFILIERE AU NIVEAU DES INSTRUCTIONS DANS UN PROCESSEUR INTEGRE AU MOYEN D'UNE COMMUTATION D'ENVIRONNEMENT DE TEMPS ZERO
Abstract:
(EN) A system and method for enabling multithreading in a embedded processor, invoking context switching in a multithreading environment, scheduling multiple threads (1010) to permit numerous hard-real time (802) and non-real time (1014) priority levels, fetching data and instructions from multiple memory blocks in a multithreading environment, and enabling a particular thread to modify the multiple threads in a core processor.
(FR) L'invention concerne un système et un procédé qui permettent d'effectuer un traitement multifilière dans un processeur intégré, d'appeler une commutation d'environnement dans un environnement multifilière, d'ordonnancer des filières multiples (1010) pour permettre l'établissement de nombreux niveaux de priorité en temps réel (802) et en temps différé (1014), de quérir des données et des instructions à partir de multiples blocs mémoire dans un environnement multifilière, et de pemettre à une filière particulière de modifier les filières multiples dans un processeur central.
front page image
Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW
African Regional Intellectual Property Organization (ARIPO) (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW)
Eurasian Patent Office (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM)
European Patent Office (EPO) (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR)
African Intellectual Property Organization (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG)
Publication Language: English (EN)
Filing Language: English (EN)