WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2001005149) REPRODUCED SIGNAL PROCESSOR
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2001/005149    International Application No.:    PCT/JP2000/004476
Publication Date: 18.01.2001 International Filing Date: 06.07.2000
IPC:
G11B 20/10 (2006.01), H04N 5/783 (2006.01), H04N 5/926 (2006.01), H04N 5/937 (2006.01), H04N 5/945 (2006.01)
Applicants: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. [JP/JP]; 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP) (For All Designated States Except US).
TANIGUCHI, Masatoshi [JP/JP]; (JP) (For US Only).
OTSUKA, Takeshi [JP/JP]; (JP) (For US Only).
OKUDA, Nobukatsu [JP/JP]; (JP) (For US Only).
UCHIDA, Hirofumi [JP/JP]; (JP) (For US Only).
TANAKA, Shinya [JP/JP]; (JP) (For US Only)
Inventors: TANIGUCHI, Masatoshi; (JP).
OTSUKA, Takeshi; (JP).
OKUDA, Nobukatsu; (JP).
UCHIDA, Hirofumi; (JP).
TANAKA, Shinya; (JP)
Agent: IWAHASHI, Fumio; Matsushita Electric Industrial Co., Ltd., 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 (JP)
Priority Data:
11/192764 07.07.1999 JP
Title (EN) REPRODUCED SIGNAL PROCESSOR
(FR) PROCESSEUR DE SIGNAL REPRODUIT
Abstract: front page image
(EN)A reproduced signal processor comprising sync block detecting means (100), data information generating means (106), first memory means (105), memory writing means (104), memory reading means (109) for parallel reading data of n frames (n is an integer of 2 or more satisfying $g(a)$m(f)n) stored in the first memory means (105), and transferring means (112, 1504) for transferring n pieces of transfer data after restructuring n pieces of frame data read out by the memory reading means (109) according to the data information or not restructuring them.
(FR)Cette invention concerne un processeur de signal reproduit comprenant les éléments suivants: détecteur de bloc de synchronisation (100); générateur de données (106); premier dispositif de mémoire (105); dispositif de lecture mémoire (109); dispositif d'écriture mémoire (109) pour la lecture parallèle de données de n trames (n étant un entier de 2 ou plus satisfaisant à $g(a)$m(f)n) stocké dans le premier dispositif de mémoire (105); et dispositifs de transfert assurant le transfert de n éléments de données après restructuration de n éléments de données lues par le dispositif de lecture mémoire (109) conformément à l'information sur les données, ou non restructuration.
Designated States: DE, GB, JP, US.
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)