WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO2001003141) VOLTAGE PRODUCTION CIRCUIT
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/2001/003141    International Application No.:    PCT/FR2000/001776
Publication Date: 11.01.2001 International Filing Date: 26.06.2000
Chapter 2 Demand Filed:    17.01.2001    
IPC:
G11C 16/12 (2006.01), G11C 16/30 (2006.01)
Applicants: STMICROELECTRONICS S.A. [FR/FR]; 7, avenue Galliéni, F-94250 Gentilly (FR) (For All Designated States Except US).
DEVIN, Jean [FR/FR]; (FR) (For US Only).
CHEHADI, Mohamad [LB/FR]; (FR) (For US Only)
Inventors: DEVIN, Jean; (FR).
CHEHADI, Mohamad; (FR)
Agent: CABINET BALLOT; 9, rue Claude Chappe, Technopôle Metz 2000, F-57070 Metz-Borny (FR)
Priority Data:
99/08663 30.06.1999 FR
Title (EN) VOLTAGE PRODUCTION CIRCUIT
(FR) CIRCUIT DE PRODUCTION DE TENSION
Abstract: front page image
(EN)The invention concerns an integrated circuit comprising a detection circuit (10) and a rectifier circuit (20) associated in series, to supply a rectified voltage (HV1, HV1), and a low voltage regulating circuit (30, 34) which receives the rectified voltage (HV1) and supplies a low voltage (Vcc). The invention is characterised in that the circuit further comprises a voltage producing circuit (100) which receives the rectified voltage (HV1) and produces high voltage (HT) different from the low voltage (Vcc). In one embodiment, the circuit also includes a memory (40) comprising a memory plane (42), the memory plane receiving the low voltage (Vcc) and the high voltage (HT).
(FR)L'invention concerne un circuit intégré comportant un circuit de détection (10) et un circuit de redressement (20) associés en série, pour fournir une tension redressée (HV1, HV1), et un circuit de régulation basse tension (30, 34) qui reçoit la tension redressée (HV1) et qui fournit une basse tension (Vcc). Selon l'invention, le circuit comporte également un circuit de production de tension (100) qui reçoit la tension redressée (HV1) et qui produit une haute tension (HT) différente de la basse tension (Vcc). Dans une application, le circuit comprend également une mémoire (40) comportant un plan mémoire (42), le plan mémoire recevant la basse tension (Vcc) et la haute tension (HT).
Designated States: JP, US.
European Patent Office (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
Publication Language: French (FR)
Filing Language: French (FR)