Processing

Please wait...

Settings

Settings

1. WO2000044049 - CIRCUIT FOR PROTECTION AGAINST STATIC ELECTRICITY, AND INTEGRATED CIRCUIT

Publication Number WO/2000/044049
Publication Date 27.07.2000
International Application No. PCT/JP2000/000215
International Filing Date 19.01.2000
IPC
H01L 27/02 2006.01
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
27Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
02including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
CPC
H01L 27/0255
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
27Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
02including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
0203Particular design considerations for integrated circuits
0248for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
0251for MOS devices
0255using diodes as protective elements
Applicants
  • SEIKO EPSON CORPORATION [JP/JP]; 4-1, Nishi-shinjuku 2-chome Shinjuku-ku Tokyo 163-0811, JP (AllExceptUS)
  • HASHIMOTO, Masami [JP/JP]; JP (UsOnly)
  • OKAWA, Kazuhiko [JP/JP]; JP (UsOnly)
Inventors
  • HASHIMOTO, Masami; JP
  • OKAWA, Kazuhiko; JP
Agents
  • INOUE, Hajime ; Ogikubo TM Building, 2nd Floor 26-13, Ogikubo 5-chome Suginami-ku Tokyo 167-0051, JP
Priority Data
11/1071619.01.1999JP
11/1071719.01.1999JP
Publication Language Japanese (JA)
Filing Language Japanese (JA)
Designated States
Title
(EN) CIRCUIT FOR PROTECTION AGAINST STATIC ELECTRICITY, AND INTEGRATED CIRCUIT
(FR) CIRCUIT DE PROTECTION CONTRE L'ELECTRICITE STATIQUE, ET CIRCUIT INTEGRE
Abstract
(EN)
A circuit for protection against static electricity comprises a first power supply terminal (1) to which a first voltage is applied, a second power supply terminal (2) to which a second voltage lower than the first voltage is applied, a first diode (12) connected in reverse direction between the first and second power supply terminals, and a second diode (11) connected in forward direction between the first and second power supply terminals. In this configuration, either the first or the second diode is in the forward connection, whichever polarity the static charge between the first and second power supply terminals has. Therefore, any static charge flows through the forward diode and disappears promptly.
(FR)
Cette invention concerne un circuit de protection contre l'électricité statique qui comprend un première borne d'alimentation (1) à laquelle est appliquée une première tension, une seconde borne d'alimentation (2) à laquelle est appliquée une seconde tension, seconde tension inférieure à la première, une première diode (12) reliée dans le sens passant entre les première et seconde bornes d'alimentation, et une seconde diode reliée dans le sens non passant entre les première et seconde bornes. Dans cette configuration, soit la première, soit la seconde diode est passante selon la polarité de la charge statique entre la première et la seconde borne d'alimentation. Ainsi, la charge d'électricité statique quelle qu'elle soit s'écoule par la diode passante et disparaît rapidement.
Latest bibliographic data on file with the International Bureau