Processing

Please wait...

PATENTSCOPE will be unavailable a few hours for maintenance reason on Sunday 05.04.2020 at 10:00 AM CEST
Settings

Settings

1. WO2000041521 - PSK BURST RECEIVER WITH PHASE ADJUSTMENT AND TIMING AND DATA RECOVERY

Publication Number WO/2000/041521
Publication Date 20.07.2000
International Application No. PCT/US2000/000384
International Filing Date 07.01.2000
Chapter 2 Demand Filed 09.08.2000
IPC
H04L 7/02 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
7Arrangements for synchronising receiver with transmitter
02Speed or phase control by the received code signals, the signals containing no special synchronisation information
H04L 7/033 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
7Arrangements for synchronising receiver with transmitter
02Speed or phase control by the received code signals, the signals containing no special synchronisation information
033using the transitions of the received signal to control the phase of the synchronising-signal- generating means, e.g. using a phase-locked loop
H04L 25/06 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
25Baseband systems
02Details
06Dc level restoring means; Bias distortion correction
H04L 27/227 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
27Modulated-carrier systems
18Phase-modulated carrier systems, i.e. using phase-shift keying
22Demodulator circuits; Receiver circuits
227using coherent demodulation
CPC
H04L 25/068
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
25Baseband systems
02Details
06Dc level restoring means; Bias distortion correction ; decision circuits providing symbol by symbol detection
068by sampling faster than the nominal bit rate
H04L 27/2273
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
27Modulated-carrier systems
18Phase-modulated carrier systems, i.e. using phase-shift keying
22Demodulator circuits
227using coherent demodulation
2271wherein the carrier recovery circuit uses only the demodulated signals
2273associated with quadrature demodulation, e.g. Costas loop
H04L 7/0054
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
7Arrangements for synchronising receiver with transmitter
0054Detection of the synchronisation error by features other than the received signal transition
H04L 7/0334
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
7Arrangements for synchronising receiver with transmitter
02Speed or phase control by the received code signals, the signals containing no special synchronisation information
033using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
0334Processing of samples having at least three levels, e.g. soft decisions
Applicants
  • TELLABS OPERATIONS, INC. [US/US]; 4951 Indiana Avenue Lisle, IL 60532, US (AllExceptUS)
  • ADVANCED FIBRE COMMUNICATIONS, INC. [US/US]; One Willow Brook Court Petaluma, CA 94954, US (AllExceptUS)
  • NGUYEN, Luu [US/US]; US (UsOnly)
  • IVASHIN, Victor, S. [US/US]; US (UsOnly)
Inventors
  • NGUYEN, Luu; US
  • IVASHIN, Victor, S.; US
Agents
  • JARVIS, Lawrence, M. ; McAndrews, Held & Malloy, Ltd. Suite 3400 500 W. Madison Street Chicago, IL 60661, US
Priority Data
09/228,35411.01.1999US
Publication Language English (EN)
Filing Language English (EN)
Designated States
Title
(EN) PSK BURST RECEIVER WITH PHASE ADJUSTMENT AND TIMING AND DATA RECOVERY
(FR) RECEPTEUR EN RAFALES A MODULATION PAR DEPLACEMENT DE PHASE DOTE DE MOYENS AMELIORES DE RESOLUTION DE PHASE, DE SYNCHRONISATION ET DE RECUPERATION DE DONNEES
Abstract
(EN)
A communications system includes a transmitter for transmiting PSK modulated burst signals with a prefix and a receiver. The receiver includes a demodulator frequency generator for generating a demodulating signal having a frequency equal to or an integer multiple of the intermediate frequency signal to thereby extract the I-Q components of the received burst signals. A phase adjustment circuit is used for adjusting the phase of the demodulating signal so that it is substantially in phase with the intermediate frequency signal. In accordance with a further aspect of the disclosed invention a clock generator circuit generates the symbol clock signal in response to a state transition signal and a peak detected signal to adjust the phase of the symbol clock signal. Additionally, a data decision circuit includes an A/D converter to sample each of the baseband I and Q components. A voter circuit receives the digital data samples, and, in response to the symbol clock signal, compares a current digital data sample to prior and subsequent digital data samples to provide an I state and Q state output signals.
(FR)
Cette invention concerne un système de communication comprenant un émetteur assurant l'émission de signaux rafale par déplacement de phase avec un préfixe et un récepteur. Ce récepteur comprend un générateur de fréquences à démodulation produisant un signal de démodulation dont la fréquence est égale à un multiple entier du signal de fréquence intermédiaire, ce qui permet d'extraire des composantes I et Q des signaux en rafale reçus. Un circuit d'ajustement de phase sert à ajuster la phase du signal de démodulation pour que ce signal soit sensiblement en phase avec un signal de fréquence intermédiaire. Selon un autre aspect de cette invention, un circuit de synchronisation génère un signal de synchronisations symboles en réponse à un signal de changement d'état et un signal de crête détecté pour régler la phase du signal de synchronisation symboles. De plus, on trouve un décideur numérique de données qui comprend un numériseur destiné à échantillonner chacun des composantes I et Q de bande de base. Un circuit de vote reçoit des échantillons de données numériques et, en réponse au signal de synchronisation de symboles, compare un échantillon de données actuel à des échantillons de données antérieurs et ultérieurs pour fournir des produire des signaux de sortie d'état I et d'état Q.
Also published as
Latest bibliographic data on file with the International Bureau