Processing

Please wait...

Settings

Settings

Goto Application

1. WO2000028683 - EMULATION FOR SYNCHRONOUS BEHAVIOR IN A PLESIOSYNCHRONOUS ENVIRONMENT

Publication Number WO/2000/028683
Publication Date 18.05.2000
International Application No. PCT/US1999/026486
International Filing Date 09.11.1999
Chapter 2 Demand Filed 01.06.2000
IPC
H04J 3/06 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
JMULTIPLEX COMMUNICATION
3Time-division multiplex systems
02Details
06Synchronising arrangements
H04J 3/07 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
JMULTIPLEX COMMUNICATION
3Time-division multiplex systems
02Details
06Synchronising arrangements
07using pulse stuffing for systems with different or fluctuating information rates
H04Q 11/04 2006.01
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
QSELECTING
11Selecting arrangements for multiplex systems
04for time-division multiplexing
CPC
H04J 3/0602
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
JMULTIPLEX COMMUNICATION
3Time-division multiplex systems
02Details
06Synchronising arrangements
0602Systems characterised by the synchronising information used
H04J 3/0647
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
JMULTIPLEX COMMUNICATION
3Time-division multiplex systems
02Details
06Synchronising arrangements
0635Clock or time synchronisation in a network
0638Clock or time synchronisation among nodes; Internode synchronisation
0647Synchronisation among TDM nodes
H04J 3/0658
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
JMULTIPLEX COMMUNICATION
3Time-division multiplex systems
02Details
06Synchronising arrangements
0635Clock or time synchronisation in a network
0638Clock or time synchronisation among nodes; Internode synchronisation
0658Clock or time synchronisation among packet nodes
H04J 3/0685
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
JMULTIPLEX COMMUNICATION
3Time-division multiplex systems
02Details
06Synchronising arrangements
0635Clock or time synchronisation in a network
0685Clock or time synchronisation in a node; Intranode synchronisation
H04J 3/07
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
JMULTIPLEX COMMUNICATION
3Time-division multiplex systems
02Details
06Synchronising arrangements
07using pulse stuffing for systems with different or fluctuating information rates ; or bit rates
H04L 12/403
HELECTRICITY
04ELECTRIC COMMUNICATION TECHNIQUE
LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
12Data switching networks
28characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
40Bus networks
403with centralised control, e.g. polling
Applicants
  • INTERA SYSTEMS, INC. [US]/[US]
Inventors
  • SWEAZEY, Paul, M.
Agents
  • RAO, Dana, S.
Priority Data
60/107,73209.11.1998US
60/124,58116.03.1999US
60/127,26231.03.1999US
Publication Language English (EN)
Filing Language English (EN)
Designated States
Title
(EN) EMULATION FOR SYNCHRONOUS BEHAVIOR IN A PLESIOSYNCHRONOUS ENVIRONMENT
(FR) EMULATION DE COMPORTEMENT SYNCHRONE DANS UN ENVIRONNEMENT PLESIOSYNCHRONE
Abstract
(EN)
A switch fabric (100) is disclosed in which a cycle master node (104) is coupled to destination nodes (108) to distribute isochronous payload among nodes (104, 108). Precise temporal information is distributed throughout the fabric (100) in slots (312) to identify isochronous payload by the payload"s occurrence in a particular place and time. The cycle master (104) distributes a unique symbol called a mark (304) to each destination node (108). The mark (304) identifies the beginning of an isochronous cycle (300) to each destination node (108) which receives the mark (304). The cycle master (104) distributes isochronous symbols (312) which provides the isochronous payload information to the destination node (108). The distribution of slots (312) in combination with a mark symbol (304) allows each node to determine the local time at any given time by counting the number of slots (312) received after the last mark (304) received. The cycle master (104) also distributes gap symbols (320) to the destination nodes (108), which allow the destination nodes (108) to maintain a uniform throughput throughout the fabric (100) regardless of the transmission capacity of each node (104, 108).
(FR)
L"invention concerne une matrice de commutation (100) dans laquelle un noeud de cycle principal (104) est couplé à des noeuds destinataires (108) afin de pouvoir répartir des données utiles isochrones entre plusieurs noeuds (104, 108). Des informations temporelles précises sont par ailleurs réparties dans ladite matrice (100) en plusieurs tranches de temps (312), de manière à identifier les données utiles isochrones par la présence de ces données utiles à un emplacement et à un moment particuliers. Le noeud de cycle principal (104) répartit entre les différents noeuds destinataires (108) un symbole unique ci-après dénommé marque (304), ce symbole étant destiné à identifier le début d"un cycle isochrone (300) pour chaque noeud destinataire (108) recevant cette marque (304). Ce noeud de cycle principal (104) répartit en outre des symboles isochrones (312) qui fournissent aux noeuds destinataires (108) des informations relatives audites données utiles isochrones. La répartition des tranches de temps (312), conjointement à celle des symboles (304), permet donc à chaque noeud de définir à n"importe quel moment l"heure locale, le nombre de tranches de temps (312) reçu après la dernière marque étant compté. Le noeud de cycle principal (104) est également destiné à répartir des symboles d"intervalles (320) entre les différents noeuds destinataires (108), ces derniers pouvant ainsi conserver un débit constant sur ladite matrice de commutation (100), quelle que soit la capacité de transmission de chacun de ces noeuds (104, 108).
Also published as
Latest bibliographic data on file with the International Bureau