WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO1999038693) INK-JET IMAGE FORMING DEVICE
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/1999/038693    International Application No.:    PCT/JP1999/000384
Publication Date: 05.08.1999 International Filing Date: 29.01.1999
IPC:
B41J 29/393 (2006.01)
Applicants: COPYER CO., LTD. [JP/JP]; 3-3, Shimorenjaku 6-chome Mitaka-shi Tokyo 181-8520 (JP) (For All Designated States Except US).
TAKATA, Yutaka [JP/JP]; (JP) (For US Only).
SUGIYAMA, Yuichi [JP/JP]; (JP) (For US Only).
FUKUDA, Michitaka [JP/JP]; (JP) (For US Only)
Inventors: TAKATA, Yutaka; (JP).
SUGIYAMA, Yuichi; (JP).
FUKUDA, Michitaka; (JP)
Agent: YAMANO, Mutsuhiko; Room 701 Sumino-Fujisawa 518, Fujisawa Fujisawa-shi Kanagawa 251-0052 (JP)
Priority Data:
10/34122 30.01.1998 JP
Title (EN) INK-JET IMAGE FORMING DEVICE
(FR) DISPOSITIF DE FORMATION D'IMAGE, A JET D'ENCRE
Abstract: front page image
(EN)An ink-jet image forming device such that the test pattern detecting accuracy is improved while using a single photodetector. A binarizing circuit (16) which binarizes the output of a sensor for a test pattern includes a peak holding circuit (82) which follows up slow change of the sensor output, a voltage dividing circuit (83) which divides the held output, and a comparator (84) which converts the sensor output into a binary signal by using the output of the circuit (83) as a threshold.
(FR)L'invention concerne un dispositif de formation d'image, à jet d'encre, conçu de sorte que la précision de détection du motif de test soit accrue alors qu'un seul photodétecteur est utilisé. Un circuit de binarisation (16) qui binarise la sortie d'un capteur pour un motif d'essai, comprend un circuit de maintien de crête (82) qui suit les changements de la sortie du capteur, un circuit diviseur de tension (83) qui divise la sortie maintenue et un comparateur (84) qui convertit la sortie du capteur en un signal binaire en utilisant la sortie du circuit (83) comme seuil.
Designated States: US.
European Patent Office (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)