Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO1998052183) DEVICE AND METHOD FOR CONVERTING SCANNING
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/1998/052183 International Application No.: PCT/JP1998/002065
Publication Date: 19.11.1998 International Filing Date: 11.05.1998
IPC:
G09G 3/20 (2006.01) ,G09G 5/391 (2006.01) ,H04N 5/12 (2006.01) ,H04N 7/01 (2006.01)
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
3
Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
20
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix
G PHYSICS
09
EDUCATING; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
G
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
5
Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
36
characterised by the display of individual graphic patterns using a bit-mapped memory
39
Control of the bit-mapped memory
391
Resolution modifying circuits, e.g. variable screen formats
H ELECTRICITY
04
ELECTRIC COMMUNICATION TECHNIQUE
N
PICTORIAL COMMUNICATION, e.g. TELEVISION
5
Details of television systems
04
Synchronising
12
Devices in which the synchronising signals are only operative if a phase difference occurs between synchronising and synchronised scanning devices, e.g. flywheel synchronising
H ELECTRICITY
04
ELECTRIC COMMUNICATION TECHNIQUE
N
PICTORIAL COMMUNICATION, e.g. TELEVISION
7
Television systems
01
Conversion of standards
Applicants:
SONY CORPORATION [JP/JP]; 7-35, Kitashinagawa 6-chome Shinagawa-ku Tokyo 141-0001, JP (AllExceptUS)
MIYAZAKI, Shinichiro [JP/JP]; JP (UsOnly)
KONDO, Makoto [JP/JP]; JP (UsOnly)
Inventors:
MIYAZAKI, Shinichiro; JP
KONDO, Makoto; JP
Agent:
SUGIURA, Masatomo; Room 420 25 Sankyo Building 48-10, Higashi Ikebukuro 1-chome Toshima-ku Tokyo 170-0013, JP
Priority Data:
9/12694016.05.1997JP
Title (EN) DEVICE AND METHOD FOR CONVERTING SCANNING
(FR) DISPOSITIF ET PROCEDE DE CONVERSION DE BALAYAGE
Abstract:
(EN) An A/D converter (6) digitizes input video signals by using a clock pulse (53) from a VCO (4) of a PLL circuit (1). The frequency of the pulse (53) is fixed. After a pre-processing circuit (7) changes the number of scanning lines, the digital video signals are written in a field memory (10). From the momory (10), the video signals are read out by using a second clock pulse (63) generated from a PLL circuit (11). The frequency dividing ratio of a frequency divider (15) of the PLL circuit (11) is changed by means of a control signal. When the frequency dividing ratio is changed, the frequency of the clock pulse (63) is changed and the number of samples in 1H-section of the video signals read out from the memory (10) is changed. Since the number of the pixels in an effective video section of the written video signals is fixed, the ratio of the range of the 1H-section to that of the effective video section can be changed and, accordingly, horizontal size adjustment can be performed by changing the number of samples in the 1H-section on the reading-out side.
(FR) Un convertisseur A/N (6) numérise des signaux vidéo d'entrée en utilisant une impulsion d'horloge (53) provenant d'un oscillateur commandé en tension (4) d'un circuit à boucles à phase asservie (1). La fréquence de l'impulsion (53) est fixe. Après qu'un circuit de post-traitement (7) ait changé le nombre de lignes de balayage, les signaux vidéo numériques sont écrits dans une mémoire de trame (10). Les signaux vidéo sont extraits de la mémoire (10) au moyen d'une seconde impulsion d'horloge (63) produite par un circuit à boucles à phase asservie (11). Le rapport de division des fréquences d'un diviseur de fréquence (15) du circuit à boucles à phase asservie (11) est changé à l'aide d'un signal de commande. Lorsque le rapport de division des fréquences est changé, la fréquence de l'impulsion l'horloge (63) est changée et le nombre d'échantillons dans la partie 1H des signaux vidéo extraits de la mémoire (10) est changé. Etant donné que le nombre des pixels dans une partie vidéo efficace des signaux vidéo écrits est fixe, le rapport entre la gamme de la partie 1H et celle de la partie vidéo efficace peut être changée et, par conséquent, on peut effectuer un réglage de la taille horizontale en modifiant le nombre d'échantillons dans la partie 1H du côté sortie.
front page image
Designated States: KR, US
European Patent Office (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)
Also published as:
KR1020000023800EP0919985US6285402