Search International and National Patent Collections

1. (WO1998049627) A METHOD AND SYSTEM FOR INTERFACING A PCI DEVICE TO AN EXTERNAL PCI BUS IN A DIFFERING CLOCK DOMAIN

Pub. No.:    WO/1998/049627    International Application No.:    PCT/US1998/008419
Publication Date: Fri Nov 06 00:59:59 CET 1998 International Filing Date: Sat May 02 01:59:59 CEST 1998
IPC: G06F 13/40
Applicants: CIRRUS LOGIC, INC.
KANEKAL, Hemanth
Inventors: KANEKAL, Hemanth
Title: A METHOD AND SYSTEM FOR INTERFACING A PCI DEVICE TO AN EXTERNAL PCI BUS IN A DIFFERING CLOCK DOMAIN
Abstract:
The present invention is implemented in a peripheral component coupled to a peripheral component interconnect (PCI) bus. The peripheral component includes an internal device operating in an internal clock domain while the PCI bus operates in a PCI clock domain. The system of the present invention efficiently interfaces the internal device with the PCI bus. The present invention generates and couples a request for PCI bus ownership, originating from the internal device, to the PCI bus. The present invention then determines whether the PCI bus is idle or busy. Where the PCI bus is idle, a proceed signal is generated for the internal device. Where the PCI bus is busy, a do not proceed signal for the internal device is generated. Both the proceed and the do not proceed signals are synchronous to the internal clock domain. The PCI bus is acquired and a data transaction from the internal device is executed when the internal device receives the proceed signal. The data transaction is translated from the internal clock domain to the PCI clock domain. The data transaction is postponed when the internal device receives the do not proceed signal. The present inventioncauses a retry for an external data transaction directed at the internal device to prevent the external data transaction from conflicting with the data transaction from the internal device. In so doing, the system of the present invention ensures the internal device is properly and efficiently interfaced to the PCI bus regardless of the differing clock domains.