Processing

Please wait...

Settings

Settings

Goto Application

1. WO1996008766 - MICROCONTROLLER HAVING A PAGE ADDRESS MODE

Publication Number WO/1996/008766
Publication Date 21.03.1996
International Application No. PCT/IB1995/000671
International Filing Date 21.08.1995
IPC
G06F 9/355 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
34Addressing or accessing the instruction operand or the result
355Indexed addressing
G06F 9/38 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
38Concurrent instruction execution, e.g. pipeline, look ahead
G06F 12/06 2006.01
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
12Accessing, addressing or allocating within memory systems or architectures
02Addressing or allocation; Relocation
06Addressing a physical block of locations, e.g. base addressing, module addressing, address space extension, memory dedication
CPC
G06F 12/0623
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
12Accessing, addressing or allocating within memory systems or architectures
02Addressing or allocation; Relocation
06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
0615Address space extension
0623for memory modules
G06F 9/342
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
34Addressing or accessing the instruction operand or the result ; ; Formation of operand address; Addressing modes
342Extension of operand address space
G06F 9/3861
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
9Arrangements for program control, e.g. control units
06using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
30Arrangements for executing machine instructions, e.g. instruction decode
38Concurrent instruction execution, e.g. pipeline, look ahead
3861Recovery, e.g. branch miss-prediction, exception handling
Applicants
  • PHILIPS ELECTRONICS N.V. [NL]/[NL]
  • PHILIPS NORDEN AB [SE]/[SE] (SE)
Inventors
  • BIRNS, Neil
  • MIZRAHI-SHALOM, Ori
Agents
  • STRIJLAND, Wilfred
Priority Data
08/308,05216.09.1994US
Publication Language English (EN)
Filing Language English (EN)
Designated States
Title
(EN) MICROCONTROLLER HAVING A PAGE ADDRESS MODE
(FR) MICROCONTROLEUR A MODE D'ADRESSAGE PAGINE
Abstract
(EN)
A microcontroller with a page zero mode where a memory address space is restricted to one page of a multiple page address space to produce improved performance. Address mapping logic and memory segment selection logic limit addresses to the least significant 16 bits of a possible 24 bit address. Different or alternate microcode program controlled instruction sequences with eliminated high order address clock cycles are used in the page zero mode.
(FR)
L'invention se rapporte à un microcontrôleur à mode page zéro dans lequel un espace d'adressage mémoire est limité à une page d'un espace d'adressage multipage afin d'obtenir un meilleur rendement. La logique d'adressage et la logique de sélection de segments de mémoire limitent les adresses à au moins 16 bits significatifs d'une adresse disposant éventuellement de 24 bits. Le mode page zéro utilise des séquences d'instructions différentes ou alternées commandées par un microprogramme, séquences d'où sont éliminés les cycles d'horloge d'adressage de rang élevé.
Latest bibliographic data on file with the International Bureau