Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO1991009460) LOW INDUCTANCE CONVERTER PHASE ASSEMBLY
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/1991/009460 International Application No.: PCT/US1990/006560
Publication Date: 27.06.1991 International Filing Date: 08.11.1990
IPC:
H02M 7/00 (2006.01)
H ELECTRICITY
02
GENERATION, CONVERSION, OR DISTRIBUTION OF ELECTRIC POWER
M
APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
7
Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
Applicants:
SUNDSTRAND CORPORATION [US/US]; 4949 Harrison Avenue P.O. Box 7003 Rockford, IL 61125-7003, US
Inventors:
SUTRINA, Thomas; US
CROWE, Lawrence, E.; US
METZLER, Mark, W.; US
Agent:
HITT, David, H.; 4949 Harrison Avenue P.O. Box 7003 Rockford, IL 61125-7003, US
Priority Data:
453,75320.12.1989US
Title (EN) LOW INDUCTANCE CONVERTER PHASE ASSEMBLY
(FR) ENSEMBLE PHASE DE CONVERTISSEUR A INDUCTANCE
Abstract:
(EN) Previous electronic circuit assemblies have exhibited unnecessarily high parasitic inductance. In order to overcome this problem, an apparatus in accordance with this invention is provided with a transistor (24) having power terminals, and first and second diodes (28, 29). The apparatus comprises a first bus (20a) connected to the first diode (28) and one of the power terminals, and a second bus (16a) connected to the second diode (29), the first and second buses (20a, 16a) comprising parallel plates having substantially the same configuration.
(FR) Jusqu'à présent, les ensembles de circuits électroniques possédaient une inductance parasite trop élevée sans nécessité. Afin de résoudre ce problème, la présente invention a pour objet un appareil pourvu d'un transistor (24) avec des bornes de puissance ainsi qu'une première et une deuxième diode (28, 29). L'appareil comprend un premier bus (20a) relié à la première diode (28) et à l'une des bornes de puissance et un second bus (16a) relié à la seconde diode (29), le premier et le second bus (20a, 16a) comprenant des plaques parallèles de configuration semblable.
Designated States: JP
European Patent Office (AT, BE, CH, DE, DK, ES, FR, GB, GR, IT, LU, NL, SE)
Publication Language: English (EN)
Filing Language: English (EN)