WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Options
Query Language
Stem
Sort by:
List Length
Some content of this application is unavailable at the moment.
If this situation persist, please contact us atFeedback&Contact
1. (WO1989004015) MULTI-MASTER BUS SYSTEM
Latest bibliographic data on file with the International Bureau   

Pub. No.: WO/1989/004015 International Application No.: PCT/JP1988/000976
Publication Date: 05.05.1989 International Filing Date: 22.09.1988
IPC:
G06F 13/37 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
14
Handling requests for interconnection or transfer
36
for access to common bus or bus system
368
with decentralised access control
37
using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing
Applicants: OTSUKA, Shoichi[JP/JP]; JP (UsOnly)
FANUC LTD[JP/JP]; 3580, Shibokusa Aza-Komanba Oshinomura Minamitsuru-gun Yamanashi 401-05, JP (AllExceptUS)
Inventors: OTSUKA, Shoichi; JP
Agent: HATTORI, Kiyoshi; Hattori Patent Office Horiei Center Bldg. 3-9, Motoyokoyamacho 2-chome Hachioji-shi Tokyo 192, JP
Priority Data:
62/26697722.10.1987JP
Title (EN) MULTI-MASTER BUS SYSTEM
(FR) SYSTEME DE BUS MULTIMAITRE
Abstract:
(EN) A multi-master bus system having signals of a daisy chain form using a multi-master bus. Provision is made of by-pass circuits (7, 8, 9) for by-passing the signals in response to a signal from a detector circuit which detects the condition where no printed board is mounted on an empty slot. The signals of the daisy chain form are automatically by-passed through the by-pass circuits (7, 8, 9) in response to this signal, without requiring any setting.
(FR) Système de bus multimaître présentant des signaux en guirlande et utilisant un bus multimaître. Des circuits de dérivation (7, 8, 9) assurent la dérivation des signaux en réponse à un signal provenant d'un circuit détecteur qui détermine si aucune carte à circuit imprimé n'est montée dans un emplacement vide. Les signaux en guirlande sont dérivés automatiquement par les circuits de dérivation (7, 8, 9) en réponse audit signal, sans réglage supplémentaire.
Designated States: KR, US
European Patent Office (EPO) (DE, FR, GB)
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)