WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO1982000224) SPEED CONTROL DEVICE FOR ELECTRIC MOTOR
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/1982/000224    International Application No.:    PCT/JP1981/000152
Publication Date: 21.01.1982 International Filing Date: 01.07.1981
IPC:
H02P 7/28 (2006.01), H02P 7/288 (2006.01), H02P 7/29 (2006.01)
Applicants: FUJITSU FANUC LIMITED (For All Designated States Except US).
KOZAI, Yoshinori; (For US Only).
KOBARI, Katsuo; (For US Only).
SAKAMOTO, Keiji; (For US Only)
Inventors: KOZAI, Yoshinori; .
KOBARI, Katsuo; .
SAKAMOTO, Keiji;
Priority Data:
Title (EN) SPEED CONTROL DEVICE FOR ELECTRIC MOTOR
(FR) DISPOSITIF DE COMMANDE DE LA VITESSE D'UN MOTEUR ELECTRIQUE
Abstract: front page image
(EN)A speed control device for a motor having a speed feedback loop and a current feedback loop in which parallel capacitors (C1, C2) are connected to resistors (R4, R5) for specifying the limiting amplitude of an amplitude limiting circuit (33) when a speed deviation signal is used as a command signal for controlling a current through the amplitude limiting circuit (33) to limit the through rate dv/dt of the amplitude limiting circuit (33), thereby suppressing the occurrence of overshoot in the signal response characteristics and improving the stability in the transient response characteristics.
(FR)Un dispositif de commande de la vitesse d'un moteur possede une boucle de reaction de vitesse et une boucle de reaction d'intensite du courant ou des condensateurs paralleles (C1, C2) sont connectes a des resistances (R4, R5) pour determiner l'amplitude de limitation d'un circuit de limitation d'amplitude (33) lorsqu'un signal d'ecart de vitesse est utilise comme signal de commande pour commander l'intensite d'un courant par l'intermediaire du circuit de limitation d'amplitude (33) pour limiter le debit dv/dt du circuit de limitation d'amplitude (33), supprimant ainsi la suroscillation des caracteristiques du signal de reponse et ameliorant la stabilite des caracteristiques du saut.
Designated States:
Publication Language: Japanese (JA)
Filing Language: Japanese (JA)