WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO1981002479) MICROPROCESSOR INTERFACE CONTROL APPARATUS
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/1981/002479    International Application No.:    PCT/US1980/000206
Publication Date: 03.09.1981 International Filing Date: 28.02.1980
IPC:
G06F 13/42 (2006.01)
Applicants:
Inventors:
Priority Data:
US80/00206 28.02.1980 WO
Title (EN) MICROPROCESSOR INTERFACE CONTROL APPARATUS
(FR) APPAREIL DE COMMANDE DE L"INTERFACE D"UN MICROPROCESSEUR
Abstract: front page image
(EN)An interface (214, 215, 216) between a microprocessor chip (200) and input/output, and memory modules. The interface uses a single, bidirectional bus (214) comprised of a number of lines which is less than the number necessary to carry a complete address word or a full width data word. Information transfer is effected by transferring information in small portions utilizing two or more interface clock cycles. An encoded control specification placed on the bus (214) during the first cycle of information transfer specifies the type of access, the direction of transfer, and the length (number of bytes) of data to be moved. Two additional simplex lines, ISA (215) from the microprocessor and ISB (216) to the microprocessor are needed to complete the basic interface.
(FR)Interface (214, 215, 216) entre une micro-plaquette de microprocesseur (200) et une entree/sortie, et des modules de memoire. L"interface utilise un bus simple, bidirectionnel (214) comprenant un nombre de lignes inferieur au nombre necessaire pour transporter un mot d"adresse complet ou un mot de donnees de largeur totale. Le transfert d"information s"effectue en transferant les informations en petites portions en utilisant deux ou plusieurs cycles d"horloge d"interface. Une specification de commande codee placee sur le bus (214) pendant le premier cycle du transfert d"information specifie le type d"acces, la direction de transfert et la longueur (nombre de bytes) de donnees a deplacer. Deux lignes simplex supplementaires, ISA (215) provenant du microprocesseur et ISB (216) allant au microprocesseur sont necessaires pour completer l"interface de base.
Designated States:
Publication Language: English (EN)
Filing Language: English (EN)