WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO1980002893) BIDIRECTIONAL INTEGRATOR
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/1980/002893    International Application No.:    PCT/US1980/000615
Publication Date: 24.12.1980 International Filing Date: 23.05.1980
IPC:
G01R 21/00 (2006.01), G01R 31/36 (2006.01), H02J 7/00 (2006.01)
Applicants:
Inventors:
Priority Data:
42532 25.05.1979 US
Title (EN) BIDIRECTIONAL INTEGRATOR
(FR) INTEGRATEUR BIDIRECTIONNEL
Abstract: front page image
(EN)Bidirectional integrator comprising first and second programmable pulse-forming channels (20, 40), a bidirectional counter (60) and an output display (78). Each pulse forming channel provides means for making both continuous and discrete adjustments in the repetition rate of the pulses formed thereby. In the preferred embodiment, each pulse forming channel comprises an integrator (26, 46) for forming a pulsed output signal, means (24, 44) for varying the pulse repetition rate of the output signal by varying the input signal to the integrator, and a programmable digital divider circuit (30, 50) for dividing the repetition rate of the output signal by any power of two from one to 4096.
(FR)Un integrateur bidirectionnel comprend des premier et second canaux de formation d'impulsions programmables (20, 40), un compteur bidirectionnel (60) et un affichage de sortie (78). Chaque canal de formation d'impulsions permet d'effectuer des ajustements continus et discrets de la frequence de repetition des impulsions formees par celui-ci. Dans le mode preferentiel de realisation, chaque canal de formation d'impulsions comprend un integrateur (26, 46) de formation d'un signal de sortie pulse, des moyens (24, 44) de variation de la frequence de repetition des impulsions du signal de sortie en variant le signal d'entree sur l'integrateur, et un circuit diviseur numerique programmable (30, 50) divisant la frequence de repetition du signal de sortie par toute puissance de deux de 1 a 4096.
Designated States:
Publication Language: English (EN)
Filing Language: English (EN)