WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO1980000903) A METHOD OF PHASE SYNCHRONIZATION IN A SYNCHRONOUS DATA TRANSMISSION SYSTEM,AND APPARATUS FOR CARRYING OUT THE METHOD
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/1980/000903    International Application No.:    PCT/SE1979/000204
Publication Date: 01.05.1980 International Filing Date: 12.10.1979
IPC:
H04L 25/497 (2006.01), H04L 27/06 (2006.01), H04L 7/02 (2006.01)
Applicants:
Inventors:
Priority Data:
7810735 13.10.1978 SE
Title (EN) A METHOD OF PHASE SYNCHRONIZATION IN A SYNCHRONOUS DATA TRANSMISSION SYSTEM,AND APPARATUS FOR CARRYING OUT THE METHOD
(FR) METHODE ET APPAREIL DE SYNCHRONISATION DE PHASE DANS UN SYSTEME DE TRANSMISSION DE DONNEES SYNCHRONES
Abstract: front page image
(EN)A method and an apparatus for phase synchronization in a synchronous data transmission system, which transmits a binary pulse train from a transmitter to a receiver by means of an amplitude-modulated carrier. The modulation is of the so-called single-side band type (SSBAM) and the modulating signal which has been derived from the input data flow consists of superimposed pulses of so-called Partial-Response Class 4 type. The receiver clock generator consists of a digital phase-locked loop (TK, FD) controlled by level crossovers in the base-band signal, in which there is arranged between the phase detector (FD) and the oscillator (TK) a sorting circuit (SD), which sorts out and passes through to the oscillator (TK) only such information related to detected level crossovers of a predetermined first category. Further, carrier regeneration is provided by a second phase-locked loop (CR) in series with a phase correction circuit (FK). The phase correction is initiated from the sorting circuit (SD) for level crossovers of a predetermined second category.
(FR)Methode et appareil de synchronisation de phase dans un systeme de transmission de donnees synchrone qui transmet un train d"impulsions binaires d"un transmetteur a un recepteur au moyen d"une porteuse a amplitude modulee. La modulation est du type a bandes a un cote (FSBAM) et le signal de modulation qui a ete derive de la circulation de donnees d"entree consiste en impulsions superposees du type a reponse partiale de classe 4. Le generateur d"horloge recepteur consiste en une boucle a phases bloquees numeriques (TK, FD) commandee par des croisements de niveau dans le signal de base, ou un circuit de triage (SD) est dispose entre le detecteur de phase (SD) et l"oscillateur (CK), qui ne trie et ne laisse passer vers l"oscillateur (TK) que l"information associee au croisement de niveau d"une premiere categorie bien determinee. En outre, la regeneration de la porteuse est assuree par une seconde boucle a phase bloquee (CR) en serie avec un circuit de correction de phase (FK). La correction de phase s"effectue a partir du circuit de triage (SD) pour des croisements de niveau d"une seconde categorie predeterminee.
Designated States:
Publication Language: English (EN)
Filing Language: English (EN)