WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO1980000901) A METHOD OF AND AN ARRANGEMENT FOR REGULATING THE PHASE POSITION OF A CONTROLLED SIGNAL IN RELATION TO A REFERENCE SIGNAL IN A TELECOMMUNICATION SYSTEM
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/1980/000901    International Application No.:    PCT/SE1979/000194
Publication Date: 01.05.1980 International Filing Date: 21.09.1979
IPC:
H03L 7/085 (2006.01), H04L 7/033 (2006.01)
Applicants:
Inventors:
Priority Data:
7809934 21.09.1978 SE
Title (EN) A METHOD OF AND AN ARRANGEMENT FOR REGULATING THE PHASE POSITION OF A CONTROLLED SIGNAL IN RELATION TO A REFERENCE SIGNAL IN A TELECOMMUNICATION SYSTEM
(FR) METHODE ET DISPOSITIF DE REGLAGE DE LA POSITION DE PHASE D"UN SIGNAL COMMANDE PAR RAPPORT A UN SIGNAL DE REFERENCE DANS UN SYSTEME DE TELECOMMUNICATIONS
Abstract: front page image
(EN)Method for regulating the phase position of a controlled signal in relation to the phase position of a reference signal in a telecommunication system, and arrangement for carrying out the method. The reference signal (C2) is delayed in a delay circuit (DL1) and the delayed reference signal (D1) is compared with a controlled signal (C1) in a first comparison circuit (FF1) which produces a first comparison signal (Q1) at a high or a low level in dependence on the phase difference between the delayed reference signal (D1) and the controlled signal (C1). The controlled signal (C1) is delayed in a delay circuit (DL2) and the delayed controlled signal (D2) is compared in a second comparison circuit (FF2) with the reference signal (C2). The second comparison circuit (FF2) produces a second comparison signal (Q2) which is at a high or a low level in dependence on the phase difference between the signal (D2) and the reference signal (C2). The outputs from the comparison circuits (FF1, FF2) are connected to a logic circuit (LC). In dependence on the signal combination received at its inputs the logic circuit produces a binary control signal which is used to correct the phase position of the controlled signal (C1) in relation to the phase position of the reference signal (C2).
(FR)Methode pour ajuster la position de phase d"un signal commande par rapport a la position de phase d"un signal de reference dans un systeme de telecommunications, et dispositif d"application de la methode. Le signal de reference (C2) est temporise dans un circuit de temporisation (DL1) et le signal de reference temporise (D1) est compare au signal commande (C1) dans un premier circuit de comparaison (SF1) qui produit un premier signal de comparaison (Q1) a un haut niveau ou un bas niveau selon la difference de phase entre le signal de reference temporise (D1) et le signal commande (1). Le signal (C1) est temporise dans un circuit de temporisation (BL2) et le signal commande temporise (D2) est compare dans un second circuit de comparaison (FF2) au signal de reference (C2). Le second circuit de comparaison (FF2) produit un second signal de comparaison (Q2) qui est a un haut niveau ou a un bas niveau selon la difference de phase entre le signal (D2) et le signal de reference (C2) Les sorties des circuits de comparaison (FF1, FF2) sont connectes a un circuit logique (LC). Selon la combinaison des signaux recus a ses entrees, le circuit logique produit un signal de commande binaire qui est utilise pour corriger la position de phase du signal commande (C1) par rapport a la position de phase du signal de reference (C2).
Designated States:
Publication Language: English (EN)
Filing Language: English (EN)