WIPO logo
Mobile | Deutsch | Español | Français | 日本語 | 한국어 | Português | Русский | 中文 | العربية |
PATENTSCOPE

Search International and National Patent Collections
World Intellectual Property Organization
Search
 
Browse
 
Translate
 
Options
 
News
 
Login
 
Help
 
Machine translation
1. (WO1979001043) SERIES-PARALLEL CONVERTER
Latest bibliographic data on file with the International Bureau   

Pub. No.:    WO/1979/001043    International Application No.:    PCT/CH1979/000053
Publication Date: 29.11.1979 International Filing Date: 11.04.1979
IPC:
G01R 13/40 (2006.01), G11C 19/18 (2006.01)
Applicants:
Inventors:
Priority Data:
2820328 10.05.1978 DE
Title (EN) SERIES-PARALLEL CONVERTER
(FR) CONVERTISSEUR SERIE-PARALLELE
Abstract: front page image
(EN)This series-parallel for column indicator and flat screen image comprises a stagger register (30) composed of several stages (31, 32, 33) each stage comprising two inverter stages (1/2; 3/4; 5/6) to which are applied two clock frequencies (f1, f2). Both frequencies (f1, f2) are equal but phase-shifted by 180 with respect to each other. The first inverter stage (1) of the register (30) is the data input. Each stage (31, 32, 33) of the stagger register has an output (A1, A2, A3) which is respectively connected through a column switch (7, 8, 9) and a check and hold switch (10, 11, 12) to a line accumulator (13, 14, 15). Each line accumulator (13, 14, 15) is coupled to a light segment switch (16, 17, 18). An electro-optical transducer (19, 20, 21) is connected to each segment switch.
(FR)Ce convertisseur serie-parallele pour indicateur en colonne et ecran-image plat comprend un registre a decalage (30) constitue de plusieurs etages (31, 32, 33), chaque etage comprenant deux etages inverseurs (1/2; 3/4; 5/6) auxquels sont appliquees deux frequences (f1, f2) d"horloge. Les deux frequences (f1, f2) sont identiques mais dephasees l"une par rapport a l"autre de 180 . Le premier etage inverseur (1) du registre (30) constitue l"entree d"information. Chaque etage (31, 32, 33) du registre a decalage presente une sortie (A1, A2, A3) qui est respectivement reliee a travers un commutateur de colonne (7, 8, 9) et un commutateur de verification et de maintien (10, 11, 12) a un accumulateur de ligne (13, 14, 15). Chaque accumulateur de ligne (13, 14, 15) est couple a un commutateur de segment (16, 17, 18) lumineux. Un transducteur electro-optique (19, 20, 21) est relie a chaque commutateur de segment.
Designated States:
Publication Language: German (DE)
Filing Language: German (DE)