Search International and National Patent Collections
Some content of this application is unavailable at the moment.
If this situation persists, please contact us atFeedback&Contact
1. (WO1979000912) MEMORY DEVICE HAVING A MINIMUM NUMBER OF PINS
Latest bibliographic data on file with the International Bureau

Pub. No.: WO/1979/000912 International Application No.: PCT/US1978/000084
Publication Date: 15.11.1979 International Filing Date: 19.09.1978
IPC:
G06F 13/42 (2006.01) ,G11C 5/00 (2006.01) ,G11C 5/06 (2006.01)
G PHYSICS
06
COMPUTING; CALCULATING; COUNTING
F
ELECTRIC DIGITAL DATA PROCESSING
13
Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
38
Information transfer, e.g. on bus
42
Bus transfer protocol, e.g. handshake; Synchronisation
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
5
Details of stores covered by group G11C11/63
G PHYSICS
11
INFORMATION STORAGE
C
STATIC STORES
5
Details of stores covered by group G11C11/63
06
Arrangements for interconnecting storage elements electrically, e.g. by wiring
Applicants:
Inventors:
Priority Data:
89532911.04.1978US
Title (EN) MEMORY DEVICE HAVING A MINIMUM NUMBER OF PINS
(FR) DISPOSITIF MEMOIRE AYANT UN NOMBRE MINIMUM DE BROCHES
Abstract:
(EN) A circuit for reducing the number of external pins or terminals on a memory device includes a counter circuit which periodically causes the signal on a first external pin to be provided to the power terminal of an internal power supply within the memory device and, at the same time, causes the ground level signal on a second external pin to be provided to the ground terminal of the internal power supply. At other times during the receipt of signals on the two external pins, the signal on the first pin provides both memory select and clocking functions and the signal on the second pin provides memory mode select, address, and data input and output functions.
(FR) Un circuit de reduction du nombre de broches externes ou bornes sur un dispositif memoire comprend un circuit compteur qui, periodiquement, envoie le signal d"une premiere broche externe a la borne de puissance d"une alimentation de puissance interne dans le dispositif memoire et, en meme temps, envoie le signal de niveau terre sur une seconde broche externe a la borne de terre de l"alimentation de puissance interne. A d"autres moments, pendant la reception de signaux sur les deux broches externes, le signal sur la premiere broche donne a la fois les fonctions de selection et d"horloge de memoire et le signal sur la seconde broche donne les fonctions du mode, de selection, d"adresse de memoire et d"entree et sortie des donnees.
Designated States:
Publication Language: English (EN)
Filing Language: English (EN)