Processing

Please wait...

Settings

Settings

Goto Application

1. US20070283178 - Predict computing platform memory power utilization

Office United States of America
Application Number 11447701
Application Date 06.06.2006
Publication Number 20070283178
Publication Date 06.12.2007
Grant Number 7752468
Grant Date 06.07.2010
Publication Kind B2
IPC
G06F 1/26
GPHYSICS
06COMPUTING; CALCULATING OR COUNTING
FELECTRIC DIGITAL DATA PROCESSING
1Details not covered by groups G06F3/-G06F13/82
26Power supply means, e.g. regulation thereof
CPC
G06F 1/3203
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
1Details not covered by groups G06F3/00G06F13/00 and G06F21/00
26Power supply means, e.g. regulation thereof
32Means for saving power
3203Power management, i.e. event-based initiation of power-saving mode
G06F 1/3225
GPHYSICS
06COMPUTING; CALCULATING; COUNTING
FELECTRIC DIGITAL DATA PROCESSING
1Details not covered by groups G06F3/00G06F13/00 and G06F21/00
26Power supply means, e.g. regulation thereof
32Means for saving power
3203Power management, i.e. event-based initiation of power-saving mode
3206Monitoring of events, devices or parameters that trigger a change in power modality
3215Monitoring of peripheral devices
3225of memory devices
Applicants Intel Corporation
Inventors Dodeja Rakesh
Chandwani Neelam
Hiremath Chetan
Mukherjee Udayan
Ambrose Anthony
Agents Blakely, Sokoloff, Taylor & Zafman LLP
Title
(EN) Predict computing platform memory power utilization
Abstract
(EN)

A method is to include implementing at least one statistical prediction model to predict memory power utilization and reduce power consumption for a computing platform. The implementation includes determining a configuration parameter for the computing platform, monitoring an operating parameter for the computing platform and predicting memory power utilization for the computing platform based on the determined configuration parameter and the monitored operating parameter. The method is to also include transitioning at least one memory module resident on the computing platform to one of a plurality of power states based at least in part on memory power utilization predicted via the implementation of the at least one statistical prediction model.

Also published as