Processing

Please wait...

Settings

Settings

Goto Application

1. US20200211845 - IN-DIE METROLOGY METHODS AND SYSTEMS FOR PROCESS CONTROL

Office
United States of America
Application Number 16730897
Application Date 30.12.2019
Publication Number 20200211845
Publication Date 02.07.2020
Publication Kind A1
IPC
H01L 21/02
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21Processes or apparatus specially adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02Manufacture or treatment of semiconductor devices or of parts thereof
G03F 7/20
GPHYSICS
03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
7Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printed surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
20Exposure; Apparatus therefor
CPC
H01J 37/244
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
37Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
02Details
244Detectors; Associated components or circuits therefor
H01L 21/02691
HELECTRICITY
01BASIC ELECTRIC ELEMENTS
LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
21Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
02Manufacture or treatment of semiconductor devices or of parts thereof
02104Forming layers
02365Forming inorganic semiconducting materials on a substrate
02656Special treatments
02664Aftertreatments
02667Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
02691Scanning of a beam
G03F 7/70633
GPHYSICS
03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR;
7Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
70Exposure apparatus for microlithography
70483Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
70616Wafer pattern monitoring, i.e. measuring printed patterns or the aerial image at the wafer plane
70633Overlay
G03F 7/70625
GPHYSICS
03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR;
7Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
70Exposure apparatus for microlithography
70483Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
70616Wafer pattern monitoring, i.e. measuring printed patterns or the aerial image at the wafer plane
70625Pattern dimensions, e.g. line width, profile, sidewall angle, edge roughness
Applicants ASML Netherlands B.V.
Inventors Lingling PU
Wei FANG
Zhong-wei CHEN
Title
(EN) IN-DIE METROLOGY METHODS AND SYSTEMS FOR PROCESS CONTROL
Abstract
(EN)

Systems and methods for in-die metrology using target design patterns are provided. These systems and methods include selecting a target design pattern based on design data representing the design of an integrated circuit, providing design data indicative of the target design pattern to enable design data derived from the target design pattern to be added to second design data, wherein the second design data is based on the first design data. Systems and methods can further include causing structures derived from the second design data to be printed on a wafer, inspecting the structures on the wafer using a charged-particle beam tool, and identifying metrology data or process defects based on the inspection. In some embodiments the systems and methods further include causing the charged-particle beam tool, the second design data, a scanner, or photolithography equipment to be adjusted based on the identified metrology data or process defects.